Design Automation


HDL and system-level design integrated into one tool

14 February 2001 Design Automation

Innoveda is now offering Visual Elite, an advanced HDL and system-level design tool that supports C/C++, VHDL and Verilog modelling with a new state-of-the-art graphical user interface (GUI) and multi-language textual and graphical editors. This next generation of the company's popular Visual HDL tool for high-level graphical and textual design, verification and reuse is the first to provide a single complete environment for C and HDL.

Visual Elite is part of the Innoveda SLD suite. According to Guy Moshe, Senior Vice President of Innoveda's SLD Group and General Manager, Israel, "This advanced tool offers a real breakthrough in the design of systems and hardware blocks, and provides major advances in design scalability. It provides a design platform with a scope that is truly system-wide."

Capabilities

Visual Elite enables users to create C/C++, VHDL and Verilog blocks in a single tool; perform co-simulation of Verilog and VHDL; and co-simulate C/C++ and HDL. Users can generate a virtual prototype of the system (C-based design) that can be linked to the application software for early verification of the software against the system hardware model.

Visual Elite supports system-level design, enabling users to capture and integrate their specification at any level and co-simulate both C++ and HDL, all in the same design environment through a common GUI. Visual HDL users upgrading to Visual Elite will find their design databases can be transferred completely. No data is lost and the application will support all current Visual HDL formats.

Visual Elite's new state machine wizard enables designers to define the essential functional and geometric properties of a state machine in an intuitive, step-by-step process. They can define interfaces and all other declarations in an Excel-like spreadsheet. A comprehensive and fully customisable project manager enables users to manage all kinds of data related to a project. Global system settings and defaults for design-related issues are intuitive and easy to navigate using the new option manager.

Users can add, modify and remove menus and menu entries. New commands can be created via VEL (Visual HDL Extension Language) or Perl scripts. In addition, users can specify a bitmap image to be inserted for documentation purposes in the block diagram, state diagram, flowchart editors, and symbol and templates editors. Freestanding graphic elements can be included in the block diagram, state diagram or flowchart editors.

Innoveda is represented in South Africa by ASIC Design Services. For further information contact Kobus van Rooyen (011) 315 8316, kobus@asic.co.za



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

PolarFire SoC Discovery Kit
ASIC Design Services DSP, Micros & Memory
By offering a user-friendly, feature-rich development kit for embedded processing and compute acceleration, Microchip is making emerging technology more accessible to engineers at all levels.

Read more...
New Studio 6 SDK
Design Automation
New Simplicity Studio 6 SDK opens development environment, and opens developers to Series 3.

Read more...
Power efficient mid-range FPGA
ASIC Design Services News
The new imperatives of the intelligent edge – power efficiency, security and reliability – are forcing system architects and design engineers to find new solutions. For the growing number of system designers ...

Read more...
Isolation transformers for high-speed SPE applications
ASIC Design Services Interconnection
Utilising the UWBX patent pending technology, HALO has been able to achieve the high-speed performance needed to meet insertion loss and return loss required for a fully-compliant 2.5GBASE-T1 Ethernet port over single-pair copper cables.

Read more...
MPLAB PICkit 5
ASIC Design Services DSP, Micros & Memory
Microchip Technology’s MPLAB PICkit 5 in-circuit debugger/programmer enables quick prototyping and portable, production-ready programming for all Microchip components, including PIC, dsPIC, AVR, and SAM devices.

Read more...
FPGAs speed up intelligent edge designs
ASIC Design Services Editor's Choice DSP, Micros & Memory
Microchip Technology has added nine new technology- and application-specific solution stacks to its growing collection of mid-range FPGA and SoC support.

Read more...
Updated portable library API
ASIC Design Services DSP, Micros & Memory
The Holt Portable Library API now supports all Holt’s MIL-STD-1553 terminal devices, providing the customer with a layer of abstraction using standardised functions.

Read more...
Successful review for FPGA’s crypto
ASIC Design Services DSP, Micros & Memory
The UK government’s National Cyber Security Centre has reviewed the PolarFire FPGAs, when used with the single-chip crypto design flow, against stringent device-level resiliency requirements.

Read more...
Successful review of PolarFire FPGAs crypto design
ASIC Design Services News
System architects and designers have received acknowledgement of the security of their designs that rely on Microchip Technology’s PolarFire FPGAs.

Read more...
Holt wins premier award
ASIC Design Services News
Holt Integrated Circuits has announced that Raytheon Technologies Corporation, one of the world’s largest defence manufacturers, has recognised Holt with a premier award for performance in 2022 for overall excellence in cost competitiveness.

Read more...