XJTAG has integrated a new feature into its boundary scan solution that it claims speeds up Flash programming time up to 50-fold. Called XJFlash, it allows engineers to automatically generate customised programming solutions that can overcome the speed limitations generally associated with using boundary scan to program Flash memories connected to FPGAs.
By creating custom programming designs for each Flash/FPGA combination, this system relieves the JTAG chain of unnecessary traffic commonly generated by repetitive functions such as shifting in control, address and data bits. By doing so, programming speeds close to the device’s theoretical maximum can be achieved.
Previously only available as a consultancy service, the XJFlash module supports a wide range of Flash and FGPA configurations, and can now be used as part of an XJDeveloper boundary scan test project by the end user to create a programming solution. The integration comes alongside XJTAG’s recent release of version 3.2 of its test development system.
The innovative approach of the XJFlash module allows it to erase, program and verify any Flash memory, provided there is access to it from an FPGA on the target board, all within the XJTAG software.
PolarFire SoC Discovery Kit ASIC Design Services
DSP, Micros & Memory
By offering a user-friendly, feature-rich development kit for embedded processing and compute acceleration, Microchip is making emerging technology more accessible to engineers at all levels.
Read more...Power efficient mid-range FPGA ASIC Design Services
News
The new imperatives of the intelligent edge – power efficiency, security and reliability – are forcing system architects and design engineers to find new solutions. For the growing number of system designers ...
Read more...Isolation transformers for high-speed SPE applications ASIC Design Services
Interconnection
Utilising the UWBX patent pending technology, HALO has been able to achieve the high-speed performance needed to meet insertion loss and return loss required for a fully-compliant 2.5GBASE-T1 Ethernet port over single-pair copper cables.
Read more...MPLAB PICkit 5 ASIC Design Services
DSP, Micros & Memory
Microchip Technology’s MPLAB PICkit 5 in-circuit debugger/programmer enables quick prototyping and portable, production-ready programming for all Microchip components, including PIC, dsPIC, AVR, and SAM devices.
Read more...FPGAs speed up intelligent edge designs ASIC Design Services
Editor's Choice DSP, Micros & Memory
Microchip Technology has added nine new technology- and application-specific solution stacks to its growing collection of mid-range FPGA and SoC support.
Read more...Updated portable library API ASIC Design Services
DSP, Micros & Memory
The Holt Portable Library API now supports all Holt’s MIL-STD-1553 terminal devices, providing the customer with a layer of abstraction using standardised functions.
Read more...Successful review for FPGA’s crypto ASIC Design Services
DSP, Micros & Memory
The UK government’s National Cyber Security Centre has reviewed the PolarFire FPGAs, when used with the single-chip crypto design flow, against stringent device-level resiliency requirements.
Read more...Holt wins premier award ASIC Design Services
News
Holt Integrated Circuits has announced that Raytheon Technologies Corporation, one of the world’s largest defence manufacturers, has recognised Holt with a premier award for performance in 2022 for overall excellence in cost competitiveness.
Read more...Industry’s most power-efficient mid-range FPGA ASIC Design Services
Edge Computing & IIoT
The additions expand Microchip FPGA’s comprehensive suite of tools and services supporting the PolarFire family of devices, and include the only RISC-V SoC FPGA shipping in volume production.
printer friendly version