Streamlined dual-core Zynqs from Xilinx
10 August 2016
Programmable Logic
Xilinx has added streamlined dual-core members to the Zynq UltraScale+ MPSoC family of devices. The new dual-core ‘CG’ family members expand the portfolio’s scalability to include dual application and real-time processor combinations.
These dual-core devices add processing scalability at a lower cost entry point to the current Zynq UltraScale+ family, which offers quad ARM Cortex-A53s, dual Cortex-R5s, a graphics processing unit and a video codec unit. Designers can choose from three device types within the new range to address requirements across a breadth of markets, including motor control, sensor fusion, medical endoscopy and handheld radios.
The dual-core CG devices will be supported in the Vivado Design Suite, version 2016.3 in the fourth quarter of 2016. Customers can start designing today using existing Zynq UltraScale+ devices and migrate their designs when the dual-core CG devices are available in the first half of 2017.
For more information contact Erich Nast, Avnet South Africa, +27 (0)11 319 8600, erich.nast@avnet.eu, www.avnet.co.za
Further reading:
Solving industry 4.0 challenges with software-configurable I/O
Altron Arrow
Programmable Logic
Software-configurable I/O modules solve problems caused by connecting legacy equipment to modern Ethernet controllers by allowing for the efficient use of all channels in an I/O system.
Read more...
Rapid prototyping with new Xilinx FPGA evaluation kit
EBV Electrolink
Programmable Logic
Equipped with the Xilinx Spartan-7 FPGA, the kit is built for rapid prototyping of industrial networking, embedded vision and automotive designs.
Read more...
Embedded vision development tool for RISC-V FPGA
EBV Electrolink
Programmable Logic
Microchip Technology announced the second development tool offering in its Smart Embedded Vision initiative for designers using its PolarFire RISC-V system-on-chip (SoC) FPGA. The industry’s lowest-power
...
Read more...
Latest updates to Libero SoC v2021.3 Design Suite
Altron Arrow
Programmable Logic
Microchip Technology recently introduced new MPFS025T/095T/160T/250T PolarFire SoC devices with Tgrade2 operating conditions in standard and -1 speed grades and MPFS095TS/250TS/460TS devices with MIL
...
Read more...
HLS tool suite for PolarFire FPGAs
EBV Electrolink
Programmable Logic
The need to combine performance with low power consumption in edge compute applications has driven demand for field programmable gate arrays (FPGAs) to be used as power-efficient accelerators while also
...
Read more...
Mid-range FPGAs for edge compute systems
Avnet Silica
Programmable Logic
Edge compute systems need compact programmable devices with low power consumption and a small enough thermal footprint to eliminate fans and other heat mitigation while providing robust compute horsepower.
...
Read more...
Microchip achieves JEDEC qualification for rad-tolerant FPGA
Future Electronics
Programmable Logic
Developers of small-satellite constellations and other systems used in ‘New Space’ missions must deliver both high reliability and radiation protection while meeting stringent cost and scheduling requirements.
...
Read more...
Intel Agilex FPGAs deliver flexibility and agility for the data-centric world
Altron Arrow
Editor's Choice Programmable Logic
The Agilex FPGA fabric and innovative chiplet architecture delivers an extensible FPGA platform that scales across a wide range of device densities and brings key features and benefits to the table.
Read more...
Security tool for mission-critical FPGAs
Future Electronics
Programmable Logic
Mission-critical and other high-assurance systems deployed worldwide are under rapidly evolving threats from cybercriminals who attempt to extract Critical Program Information (CPI) via the FPGAs that
...
Read more...
Lattice releases new version of sensAI
Future Electronics
Programmable Logic Design Automation
New enhancements have been made to Lattice Semiconductor’s award-winning sensAI solution stack for accelerating AI/ML (artificial intelligence/machine learning) application development on low-power Lattice
...
Read more...
printer friendly version