Programmable Logic


FPGAs specifically designed for radiation-intensive applications

22 May 2002 Programmable Logic

Actel has announced qualification and availability of its single-chip, 'live-at-power-up' 72 000-gate RT54SX72S antifuse field-programmable gate array (FPGA). Actel also announced that the Defense Supply Center Columbus (DSSC) has approved the RT54SX72S FPGAs. This family is well suited to radiation-intensive applications, such as low-Earth orbiting satellites and deep space probes.

The RTSX-S family is the industry's first FPGA solution built on a foundation of hardened latches, which eliminates the need for software-based triple module redundancy (TMR) and thus maximises the total number of logic gates available to the designer according to the company. These devices offer total ionising dose (TID) performance in excess of 100 Krad; inherent single-event latchup (SEL) immunity; >63MeV-cm2/mg single-event upset (SEU) performance; and hot-swap compliant I/Os and cold-sparing capabilities.

The RT54SX72S has been fully characterised for the effects of TID, SEL and SEU. The RTSX-S family's SEU-hardened latch proved to be impervious to heavy ion upset far beyond the linear energy transfer (LET) threshold goal of >37MeV-cm2/mg; TID performance tested in excess of 100 Krad; and, consistent with all of Actel's radiation-hardened and radiation-tolerant devices, the RT54SX72S has tested immune to destructive heavy ion-induced SEL effects.

The RTSX-S family ranges in density from 32 000 to 72 000 typical gates (16 000 to 36 000 ASIC gates) and offers system performance in excess of 250 MHz. Traditional FPGAs, which do not use hardened latches, force the user to implement TMR using software or a large portion of the device's programmable logic. This process of majority voting, or redundancy, means that two-thirds of the density, or available logic, is consumed for redundancy and is not available for the user's design.

Software support for the RTSX-S family is provided by Actel's Libero integrated design environment.

For further information contact Kobus van Rooyen, ASIC Design Services, 011 315 8316, [email protected]



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

PolarFire SoC Discovery Kit
ASIC Design Services DSP, Micros & Memory
By offering a user-friendly, feature-rich development kit for embedded processing and compute acceleration, Microchip is making emerging technology more accessible to engineers at all levels.

Read more...
Power efficient mid-range FPGA
ASIC Design Services News
The new imperatives of the intelligent edge – power efficiency, security and reliability – are forcing system architects and design engineers to find new solutions. For the growing number of system designers ...

Read more...
Isolation transformers for high-speed SPE applications
ASIC Design Services Interconnection
Utilising the UWBX patent pending technology, HALO has been able to achieve the high-speed performance needed to meet insertion loss and return loss required for a fully-compliant 2.5GBASE-T1 Ethernet port over single-pair copper cables.

Read more...
MPLAB PICkit 5
ASIC Design Services DSP, Micros & Memory
Microchip Technology’s MPLAB PICkit 5 in-circuit debugger/programmer enables quick prototyping and portable, production-ready programming for all Microchip components, including PIC, dsPIC, AVR, and SAM devices.

Read more...
FPGAs speed up intelligent edge designs
ASIC Design Services Editor's Choice DSP, Micros & Memory
Microchip Technology has added nine new technology- and application-specific solution stacks to its growing collection of mid-range FPGA and SoC support.

Read more...
Updated portable library API
ASIC Design Services DSP, Micros & Memory
The Holt Portable Library API now supports all Holt’s MIL-STD-1553 terminal devices, providing the customer with a layer of abstraction using standardised functions.

Read more...
Successful review for FPGA’s crypto
ASIC Design Services DSP, Micros & Memory
The UK government’s National Cyber Security Centre has reviewed the PolarFire FPGAs, when used with the single-chip crypto design flow, against stringent device-level resiliency requirements.

Read more...
Successful review of PolarFire FPGAs crypto design
ASIC Design Services News
System architects and designers have received acknowledgement of the security of their designs that rely on Microchip Technology’s PolarFire FPGAs.

Read more...
Holt wins premier award
ASIC Design Services News
Holt Integrated Circuits has announced that Raytheon Technologies Corporation, one of the world’s largest defence manufacturers, has recognised Holt with a premier award for performance in 2022 for overall excellence in cost competitiveness.

Read more...
Industry’s most power-efficient mid-range FPGA
ASIC Design Services Edge Computing & IIoT
The additions expand Microchip FPGA’s comprehensive suite of tools and services supporting the PolarFire family of devices, and include the only RISC-V SoC FPGA shipping in volume production.

Read more...