Programmable Logic


HLS tool suite for PolarFire FPGAs

25 August 2021 Programmable Logic

The need to combine performance with low power consumption in edge compute applications has driven demand for field programmable gate arrays (FPGAs) to be used as power-efficient accelerators while also providing flexibility and speeding time to market. However, a large majority of edge compute, computer vision and industrial control algorithms are developed natively in C++ by developers with little or no knowledge of underlying FPGA hardware.

To enable this important development community, Microchip Technology has added a high-level synthesis (HLS) design workflow, called SmartHLS, to its PolarFire FPGA families that greatly enhances productivity and ease of design by allowing C++ algorithms to be directly translated to FPGA-optimised Register Transfer Level (RTL) code.

“SmartHLS enhances our Libero SoC design tool suite and makes the vast benefits of our award-winning mid-range PolarFire and PolarFire SoC platforms accessible to a diverse community of algorithm developers without them having to become FPGA hardware experts,” said Bruce Weyer, vice president of Microchip’s FPGA business unit. “Together with our VectorBlox Neural Network Software Development Kit, these tools will greatly improve designers’ productivity in creating cutting-edge solutions using C/C++ based algorithms for applications such as embedded vision, machine learning, motor control and industrial automation using FPGA-based hardware accelerators.”

Based on the open-source Eclipse integrated development environment (IDE), the SmartHLS design suite uses C++ software code to generate an HDL IP component for integration into Microchip’s Libero SmartDesign projects. This enables engineers to describe hardware behaviour at a higher level of abstraction than is possible with traditional FPGA RTL tools.

It further improves productivity while reducing development time through a multi-threading application programming interface (API) that executes hardware instructions concurrently and simplifies the expression of complex hardware parallelism compared to other HLS offerings.

The SmartHLS tool requires up to 10 times fewer lines of code than an equivalent RTL design, with the resultant code being easier to read, understand, test, debug and verify. The tool also simplifies exploration of hardware microarchitecture design trade-offs and enables a developer’s pre-existing C++ software implementations to now be used with PolarFire FPGAs and FPGA SoCs.

Developers can initiate designs now using the SmartHLS v2021.2 tool, which is available on the Microchip website. It is part of the recently released Libero SoC V2021.2 design suite and can also be used as standalone software.


Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

Entry-level MCU with classical peripherals
EBV Electrolink DSP, Micros & Memory
NXP’s MCX C04x microcontrollers feature an Arm Cortex-M0+ core up to 48 MHz and offer 32 KB Flash, 2 KB SRAM, and 8 KB boot ROM.

Read more...
QLC Flash memory with the latest BiCS technology
EBV Electrolink Analogue, Mixed Signal, LSI
KIOXIA has implemented the groundbreaking CBA (CMOS directly Bonded to Array) technology, which enables the creation of higher density devices and an industry-leading interface speed of 3,6nbsp;Gbps.

Read more...
Webinar: Game-changing Matter standard
EBV Electrolink Telecoms, Datacoms, Wireless, IoT
Join Infineon for an exclusive one-hour webinar with EBV Elektronik, exploring the groundbreaking Matter standard, and its profound implications for the future of smart homes.

Read more...
General-purpose MCU with RISC-V architecture
EBV Electrolink DSP, Micros & Memory
Renesas has released a general-purpose MCU to enhance its existing RISC-V portfolio, and this is its first MCU using a RISC-V core developed internally at the company.

Read more...
AI-native IoT platform launched
EBV Electrolink AI & ML
These highly-integrated Linux and Android SoCs from Synaptics are optimised for consumer, enterprise, and industrial applications and deliver an ‘out-of-the-box’ edge AI experience.

Read more...
Serial SRAM up to 4 MB
EBV Electrolink DSP, Micros & Memory
The chips are designed to provide a lower-cost alternative to traditional parallel SRAM products, and include optional battery backup switchover circuitry in the SRAM memory to retain data on power loss.

Read more...
Microchip expands its mSiC solutions
EBV Electrolink Power Electronics / Power Management
The highly integrated 3,3 kV XIFM plug-and-play digital gate driver is designed to work out-of-the-box with high-voltage SiC-based power modules to simplify and speed system integration.

Read more...
Powering up the intelligent edge
EBV Electrolink DSP, Micros & Memory
STMicroelectronics is releasing new devices from the second generation of its industrial microprocessors (MPUs), the STM32MP2 series, to drive future progress in smart factories, smart healthcare, smart buildings, and smart infrastructure.

Read more...
Flash for AI
EBV Electrolink AI & ML
SCM offers a midway latency point between DRAM and SSDs, and when coupled with the introduction of CXL, low-latency flash, such as XL-FLASH, is well-positioned to deliver improvements in price, system performance, and power consumption to everything from servers to edge devices deploying the power of AI.

Read more...
UFS Ver. 4.0 embedded Flash memory devices
EBV Electrolink Computer/Embedded Technology
KIOXIA Europe has announced sampling of the industry’s first Universal Flash Storage (UFS) version 4.0 embedded Flash memory devices designed for automotive applications.

Read more...