Aldec’s ALINT design analysis and linting tool identifies critical design issues early in the design stage of ASIC and FPGA designs. The tool points out coding style, functional and structural problems in Verilog and VHDL designs, preventing them from spreading to downstream stages of the design flow.
ALINT features a highly customisable and intuitive framework that seamlessly integrates into existing environments and helps to automate any existing design guidelines. Once the design rule checking policy customisation and linting process execution is complete, the user can easily navigate between the violation reports and source code.
The software leverages phase-based linting (PBL) methodology to address the two most common problems with design rule checking tools: an excessive number of reports per session (common, as designs are checked against hundreds of rules) and a high level of ‘noise’ caused by false or irrelevant violations.
User productivity and overall efficiency of the entire linting process can thus be significantly improved as PBL methodology puts clear priorities into the design refinement process and minimises the number of iterations.
ALINT’s extensive design rule libraries are based on best practices, such as STARC and RMM, which have been established over the years by industry-leading companies in FPGA and ASIC design development. Libraries such as Aldec Basic and DO-254 capture the combined knowledge of Aldec customers and in-house design experts.
The majority of rules can be configured based on specific project needs. A C++ based API is also available and allows implementation of fully custom and unique rules.
Read more...Next-gen robotic systems initiative EBV Electrolink
Design Automation
EBV Elektronik recently introduced MOVE – Driving Robotics Forward, a new initiative designed by EBV Elektronik‘s Embedded Solutions team to support the development of next-generation robotic systems.
Read more...Reference design for NB-IoT plus GNSS Altron Arrow
Design Automation
ST Microelectronics’ STDES-ST87M01IGN is a reference design for the ST87M01 NB-IoT + GNSS module, implemented on a 2-layer FR4 PCB (90 x 60 x 1,6 mm).
Read more...ST welcomes STM32Cube AI Studio
Design Automation
STMicroelectronics has introduced STM32Cube AI Studio, a new desktop software environment designed to simplify the deployment of artificial intelligence on STM32 microcontrollers.
Read more...NeoCortec introduces new NeoGW software
Design Automation
This is a powerful multiplatform open-source solution designed to streamline integration between the NeoMesh network and upper-level systems, whether deployed in the cloud or on-premise environments.
Read more...Keil Studio now in VSCode
Design Automation
Keil Studio, Arm’s latest IDE, now integrates embedded development tools directly into Visual Studio Code providing features like seamless industry tool integration, version control, and a CLI for CI workflows.
Read more...Quad-Apollo MxFE reference design
Design Automation
The Quad-Apollo MxFE reference design exemplifies a complete, high-performance platform for every-element direct-RF sampling digital beamforming using Analog Devices’ Apollo mixed-signal front-end technology.
Read more...MIKROE signs multi-year deal with Renesas Dizzy Enterprises
Design Automation
MIKROE has signed a multi-year MCU development tool support deal with Renesas, which commits MIKROE to providing development tools for 500 of Renesas’ most popular MCUs.
While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.