XJTAG has released version 3.2 of its boundary scan development system, with a focus on enabling engineers to test boards for which they do not have access to a netlist. A new feature allows users to create projects within XJDeveloper for boards without netlists, using just BDSL files for the JTAG devices. Connections between these devices are derived from a working board and automatically added to the project.
This new feature is particularly useful to repair engineers, who are often required to work on boards without having access to a netlist. Where previously they would not be able to use boundary scan, or be delayed by having to seek out these netlists from their customers before beginning any work, testing can now begin without delay.
The ‘no netlist’ feature also allows engineers to add non-JTAG devices to these projects, simply by specifying how they are connected to the JTAG devices on the board. They can then be tested using XJEase Library files, which improves test coverage and saves the time and effort otherwise required to physically test these devices using probes.
With the 3.2 release, XJDeveloper now also contains a graphical debugger, for use when developing XJEase code. Standard debugger features such as breakpoints and a watch window for monitoring and changing XJEase variables will help improve efficiency when developing new tests.
Hitachi reinvents asset management solution
News
Hitachi Energy, in collaboration with Microsoft, is accelerating the digital transformation of essential infrastructure - from electricity networks and transportation corridors to heavy industrial operations - by reinventing how critical assets are managed and maintained.
Read more...Mycronic releases mixed Q4 results
News
Mycronic reported mixed Q4 results for the year ended January to December 2025, while delivering record full year order intake and net sales.
Read more...AGOA: Businesses should diversify or face significant exposure
News
Cross-border payments platform Verto has called on South African and African businesses to accelerate their transition toward a “post-AGOA” trade strategy following President Donald Trump’s signing of a one-year extension to the African Growth and Opportunity Act (AGOA).
Read more...Silicon Labs reports strong growth
News
Silicon Labs has reported robust financial results for the fourth quarter and full year 2025, with significant YoY revenue gains and shifting market dynamics.
Read more...Siemens acquires Canopus AI ASIC Design Services
News
The acquisition extends Siemens’ comprehensive EDA software portfolio with computational metrology and inspection to help chipmakers solve critical technical challenges in semiconductor manufacturing.
Read more...Micron breaks ground on new wafer fabs
News
Micron Technology has advanced two major semiconductor manufacturing initiatives that together reflect the company’s strategic response to sustained global demand for memory solutions.
Read more...Research agreement for EUV tech
News
Gelest, Inc., a Mitsubishi Chemical Group company, recently announced a research agreement with IBM to test Gelest precursor materials for dry resist EUV lithography.
While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.
printer friendly version