Actel has announced that a new CompanionCore Alliance program partner, Eureka Technology, has optimised three PowerPC interface IP cores for use with its nonvolatile ProASICPLUS, Axcelerator, SX-A and RTSX-S field-programmable gate arrays (FPGAs).
With support for the PowerPC 603, 604, 740, 750 and 8260 bus protocols, the EP201 PowerPC Bus Master, EP100 PowerPC Bus Slave and EP300 PowerPC Bus Arbiter cores also support many advanced features of the PowerPC CPU bus architecture, including burst data transfers, data pipelining, extended data transfer sizes and support for multiple bus masters.
These IP cores are ideal for communications, military, aerospace, medical, industrial and automotive systems using or connecting to PowerPC microprocessors. The three PowerPC interface cores are available in VHDL and Verilog RTL source code formats and EDIF netlist formats.
For more information contact Kobus van Rooyen, ASIC Design Services, 011 315 8316, [email protected]
ARINC 429 line driver evaluation board ASIC Design Services
DSP, Micros & Memory
Holt Integrated Circuits have announced the release of the ADK-85104 Evaluation Board, a compact, ready-to-use platform designed to help engineers rapidly evaluate and characterise Holt’s HI-85104.
Read more...Smarter compact automation with LOGO! 9 RS South Africa
Programmable Logic
Siemens recently announced LOGO! 9, the latest generation of its compact logic controller designed for small automation projects in both industrial and building applications.
Read more...Inventec enhances design for manufacturing excellence with Siemens’ software ASIC Design Services
Manufacturing / Production Technology, Hardware & Services
Siemens recently announced that Inventec Corporation has adopted Siemens’ Valor NPI software and Process Preparation X solutions from the Siemens Xcelerator portfolio to strengthen its design-for-manufacturing efficiency.
Read more...Siemens acquires Canopus AI ASIC Design Services
News
The acquisition extends Siemens’ comprehensive EDA software portfolio with computational metrology and inspection to help chipmakers solve critical technical challenges in semiconductor manufacturing.
Read more...Aligning clocks over large distances ASIC Design Services
Test & Measurement
SkyWire technology from Microchip makes it easier to align and compare clocks within nanoseconds across geographic locations.
Read more...High-accuracy time transfer solution ASIC Design Services
Telecoms, Datacoms, Wireless, IoT
Microchip Technology recently announced the release of the TimeProvider 4500 v3 grandmaster clock (TP4500) designed to deliver sub-nanosecond accuracy for time distribution across 800 km long-haul optical transmission.
Read more...New RT PolarFire device qualifications ASIC Design Services
DSP, Micros & Memory
Microchip expands space-qualified FPGA portfolio with new RT PolarFire device qualifications and SoC availability.
Read more...Siemens’ software selected for verification and validation ASIC Design Services
Design Automation
Siemens Digital Industries Software recently announced that Veloce Strato CS and Veloce proFPGA CS have been deployed at Arm, a longtime user of Veloce, as part of its design flow for Arm Neoverse Compute Subsystems.
Read more...XJTAG launches two new Flash programmers ASIC Design Services
DSP, Micros & Memory
XJTAG has announced XJExpress and XJExpress-FPGA, a pair of Flash programmers perfect for development, debug and in-service applications.
Read more...Siemens unveils groundbreaking Tessent AnalogTest software ASIC Design Services
Design Automation
Siemens Digital Industries Software recently introduced Tessent AnalogTest software - an innovative solution that reduces pattern generation time for analogue circuit tests from months to days.
While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.
printer friendly version