Mentor Graphics has announced the availability of the HyperLynx GHz RocketIO Design Kit for the Virtex-II Pro family of Platform FPGAs from Xilinx. The design kit allows hardware design, layout and signal integrity (SI) engineers to simulate and implement Virtex-II Pro RocketIO multigigabit transceivers (MGTs) in their PCB designs through the well-known and easy-to-use HyperLynx interface. By making it easy to evaluate Virtex-II Pro serial interconnects and guiding users through the process, the company says that the design kit ensures system design companies reach their time-to-market goals.
The RocketIO Design Kit for the HyperLynx tool includes all of the qualified example circuits, connector and transmission line trace models required to simulate MGTs when incorporating Virtex-II Pro FPGAs into a PCB design. By eliminating the need for SPICE expertise, the design kit allows the HyperLynx GHz tool users to easily perform SI analysis on boards using a wide range of interconnects, from traditional parallel interconnects, to state-of-the-art multi-gigabit serial interconnects, and into the future of 10 gigabit I/O. It also allows for the investigation of a large design space in a short period of time, featuring 'what if' analysis on a wide variety of transmitter and receiver configurations.
The RocketIO Design Kit for the HyperLynx tool is already being used by a number of application engineers at Xilinx with excellent results. "Having the design kit for the HyperLynx GHz tool offers our customers an affordable and easy-to-use solution for our Virtex-II Pro FPGAs, further complementing Xilinx's vision to provide a complete serial design infrastructure as outlined in the Serial Tsunami initiative," said Andy DeBaets, senior director, systems and application engineering, Xilinx. "The design kit has been pre-tested and verified in the HyperLynx environment, allowing our joint customers to gain instant productivity advantages and increase their confidence for first time serial design success."
The RocketIO Design Kit for the HyperLynx tool is available immediately at no cost through the High-Speed Resource Center on the Mentor Graphics Web site ( www.mentor.com/highspeed/resource/</a>).
For more information contact Kobus van Rooyen, Asic Design Services, 011 315 8316, [email protected].
Quad-Apollo MxFE reference design
Design Automation
The Quad-Apollo MxFE reference design exemplifies a complete, high-performance platform for every-element direct-RF sampling digital beamforming using Analog Devices’ Apollo mixed-signal front-end technology.
Read more...Siemens acquires Canopus AI ASIC Design Services
News
The acquisition extends Siemens’ comprehensive EDA software portfolio with computational metrology and inspection to help chipmakers solve critical technical challenges in semiconductor manufacturing.
Read more...MIKROE signs multi-year deal with Renesas Dizzy Enterprises
Design Automation
MIKROE has signed a multi-year MCU development tool support deal with Renesas, which commits MIKROE to providing development tools for 500 of Renesas’ most popular MCUs.
Read more...STM32CubeIDE for Visual Studio Code
Design Automation
STM32CubeIDE has moved from prerelease to official release marking a milestone in the deployment of STM32CubeIDE for Visual Studio Code.
Read more...Aligning clocks over large distances ASIC Design Services
Test & Measurement
SkyWire technology from Microchip makes it easier to align and compare clocks within nanoseconds across geographic locations.
Read more...High-accuracy time transfer solution ASIC Design Services
Telecoms, Datacoms, Wireless, IoT
Microchip Technology recently announced the release of the TimeProvider 4500 v3 grandmaster clock (TP4500) designed to deliver sub-nanosecond accuracy for time distribution across 800 km long-haul optical transmission.
While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.