4i2i Communications has optimised its Viterbi and Reed-Solomon encoder and decoder intellectual property (IP) cores for use with Actel's nonvolatile, single-chip ProASICPLUS, Axcelerator, SX-A and RTSX-S field-programmable gate arrays (FPGAs). Furthermore, 4i2i has also optimised its JPEG encoders and decoders for Actel's high-performance Axcelerator device family.
Yankin Tanurhan, Applications and IP Solutions Group at Actel says, "4i2i's cost-effective DSP IP cores are a strong complement to Actel's nonvolatile flash- and antifuse-based FPGAs, enhancing designer productivity and reducing time to market for our mutual customers requiring forward error correction or multimedia functionality."
Consisting of a convolutional encoder and Viterbi decoder, the Viterbi IP core supports error correction for both burst mode and continuous data input. The core offers user-configurable parameters, including selectable code rates and interface widths, optional pseudo-BER calculation and in-phase detection. The Reed-Solomon encoder and decoder IP cores offer full-duplex encoding and decoding. The cores are also compatible with a variety of international telecommunication standards, including CCSDS, DECT, ADSL and xDSL. Offering full ISO 10918 standard compatibility, the JPEG encoder and decoder cores provide baseline JPEG compression capabilities, including up to 4080 x 4080 image resolution support and processing of up to 30 CIF frames per second.
For more information contact Kobus van Rooyen, ASIC Design Services, 011 315 8316, [email protected]
Advanced PMIC for high-performance AI applications ASIC Design Services
Power Electronics / Power Management
Microchip Technology has announced the MCP16701, a Power Management Integrated Circuit (PMIC) designed to meet the needs of high-performance MPU and FPGA designers.
Read more...MPLAB PICkit Basic ASIC Design Services
Design Automation
To make its robust programming and debugging capabilities accessible to a wider range of engineers, Microchip Technology has launched the MPLAB PICkit Basic in-circuit debugger.
Read more...Case Study: Siemens Valor automation solution ASIC Design Services
Editor's Choice Manufacturing / Production Technology, Hardware & Services
Electronics manufacturer BMK used Siemens Valor to enhance accuracy and speed up bill-of-materials quotations.
Read more...Accelerating RF PCB design in a 5G world ASIC Design Services
Editor's Choice Design Automation
Billions of IoT devices coming online in the coming years will require RF design capabilities that support ultra-fast 5G speeds.
Read more...XJLink-PF40 JTAG controller ASIC Design Services
Test & Measurement
XJTAG, a specialist in electronic testing, has released its new XJLink-PF40 JTAG controller together with version 4 of its popular PCB software testing suite.
Read more...Microchip SoC FPGA ASIC Design Services
DSP, Micros & Memory
Microchip Technology introduced the RT PolarFire SoC FPGA, the first real-time Linux capable, RISC-V-based microprocessor subsystem on a proven RT PolarFire FPGA platform.
Read more...Development kit for MIL-STD-1553 dual transceiver ASIC Design Services
Telecoms, Datacoms, Wireless, IoT
Holt Integrated Circuits has announced the introduction of ADK-1592, a development kit designed to help customers interface Holt’s recently announced HI-1592 radiation hardened transceiver.
Read more...Development kit for programmable 16-channel low-side driver ASIC Design Services
DSP, Micros & Memory
Holt Integrated Circuits has announced the introduction of ADK-84216, a development kit designed to demonstrate the features of Holt’s recently announced programmable 16-channel low-side driver, HI-84216.
Read more...Microchip’s RTG4 FPGAs achieve highest space qualification ASIC Design Services
DSP, Micros & Memory
QML Class V is the highest level of qualification for space components, and a necessary step to satisfy mission-assurance requirements on the most critical space missions such as human-rated, deep space, and national security programmes.
While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.
printer friendly version