4i2i Communications has optimised its Viterbi and Reed-Solomon encoder and decoder intellectual property (IP) cores for use with Actel's nonvolatile, single-chip ProASICPLUS, Axcelerator, SX-A and RTSX-S field-programmable gate arrays (FPGAs). Furthermore, 4i2i has also optimised its JPEG encoders and decoders for Actel's high-performance Axcelerator device family.
Yankin Tanurhan, Applications and IP Solutions Group at Actel says, "4i2i's cost-effective DSP IP cores are a strong complement to Actel's nonvolatile flash- and antifuse-based FPGAs, enhancing designer productivity and reducing time to market for our mutual customers requiring forward error correction or multimedia functionality."
Consisting of a convolutional encoder and Viterbi decoder, the Viterbi IP core supports error correction for both burst mode and continuous data input. The core offers user-configurable parameters, including selectable code rates and interface widths, optional pseudo-BER calculation and in-phase detection. The Reed-Solomon encoder and decoder IP cores offer full-duplex encoding and decoding. The cores are also compatible with a variety of international telecommunication standards, including CCSDS, DECT, ADSL and xDSL. Offering full ISO 10918 standard compatibility, the JPEG encoder and decoder cores provide baseline JPEG compression capabilities, including up to 4080 x 4080 image resolution support and processing of up to 30 CIF frames per second.
For more information contact Kobus van Rooyen, ASIC Design Services, 011 315 8316, [email protected]
PolarFire SoC Discovery Kit ASIC Design Services
DSP, Micros & Memory
By offering a user-friendly, feature-rich development kit for embedded processing and compute acceleration, Microchip is making emerging technology more accessible to engineers at all levels.
Read more...Power efficient mid-range FPGA ASIC Design Services
News
The new imperatives of the intelligent edge – power efficiency, security and reliability – are forcing system architects and design engineers to find new solutions. For the growing number of system designers ...
Read more...Isolation transformers for high-speed SPE applications ASIC Design Services
Interconnection
Utilising the UWBX patent pending technology, HALO has been able to achieve the high-speed performance needed to meet insertion loss and return loss required for a fully-compliant 2.5GBASE-T1 Ethernet port over single-pair copper cables.
Read more...MPLAB PICkit 5 ASIC Design Services
DSP, Micros & Memory
Microchip Technology’s MPLAB PICkit 5 in-circuit debugger/programmer enables quick prototyping and portable, production-ready programming for all Microchip components, including PIC, dsPIC, AVR, and SAM devices.
Read more...FPGAs speed up intelligent edge designs ASIC Design Services
Editor's Choice DSP, Micros & Memory
Microchip Technology has added nine new technology- and application-specific solution stacks to its growing collection of mid-range FPGA and SoC support.
Read more...Updated portable library API ASIC Design Services
DSP, Micros & Memory
The Holt Portable Library API now supports all Holt’s MIL-STD-1553 terminal devices, providing the customer with a layer of abstraction using standardised functions.
Read more...Successful review for FPGA’s crypto ASIC Design Services
DSP, Micros & Memory
The UK government’s National Cyber Security Centre has reviewed the PolarFire FPGAs, when used with the single-chip crypto design flow, against stringent device-level resiliency requirements.
Read more...Holt wins premier award ASIC Design Services
News
Holt Integrated Circuits has announced that Raytheon Technologies Corporation, one of the world’s largest defence manufacturers, has recognised Holt with a premier award for performance in 2022 for overall excellence in cost competitiveness.
Read more...Industry’s most power-efficient mid-range FPGA ASIC Design Services
Edge Computing & IIoT
The additions expand Microchip FPGA’s comprehensive suite of tools and services supporting the PolarFire family of devices, and include the only RISC-V SoC FPGA shipping in volume production.