4i2i Communications has optimised its Viterbi and Reed-Solomon encoder and decoder intellectual property (IP) cores for use with Actel's nonvolatile, single-chip ProASICPLUS, Axcelerator, SX-A and RTSX-S field-programmable gate arrays (FPGAs). Furthermore, 4i2i has also optimised its JPEG encoders and decoders for Actel's high-performance Axcelerator device family.
Yankin Tanurhan, Applications and IP Solutions Group at Actel says, "4i2i's cost-effective DSP IP cores are a strong complement to Actel's nonvolatile flash- and antifuse-based FPGAs, enhancing designer productivity and reducing time to market for our mutual customers requiring forward error correction or multimedia functionality."
Consisting of a convolutional encoder and Viterbi decoder, the Viterbi IP core supports error correction for both burst mode and continuous data input. The core offers user-configurable parameters, including selectable code rates and interface widths, optional pseudo-BER calculation and in-phase detection. The Reed-Solomon encoder and decoder IP cores offer full-duplex encoding and decoding. The cores are also compatible with a variety of international telecommunication standards, including CCSDS, DECT, ADSL and xDSL. Offering full ISO 10918 standard compatibility, the JPEG encoder and decoder cores provide baseline JPEG compression capabilities, including up to 4080 x 4080 image resolution support and processing of up to 30 CIF frames per second.
For more information contact Kobus van Rooyen, ASIC Design Services, 011 315 8316, [email protected]
Siemens acquires Canopus AI ASIC Design Services
News
The acquisition extends Siemens’ comprehensive EDA software portfolio with computational metrology and inspection to help chipmakers solve critical technical challenges in semiconductor manufacturing.
Read more...Aligning clocks over large distances ASIC Design Services
Test & Measurement
SkyWire technology from Microchip makes it easier to align and compare clocks within nanoseconds across geographic locations.
Read more...High-accuracy time transfer solution ASIC Design Services
Telecoms, Datacoms, Wireless, IoT
Microchip Technology recently announced the release of the TimeProvider 4500 v3 grandmaster clock (TP4500) designed to deliver sub-nanosecond accuracy for time distribution across 800 km long-haul optical transmission.
Read more...New RT PolarFire device qualifications ASIC Design Services
DSP, Micros & Memory
Microchip expands space-qualified FPGA portfolio with new RT PolarFire device qualifications and SoC availability.
Read more...Siemens’ software selected for verification and validation ASIC Design Services
Design Automation
Siemens Digital Industries Software recently announced that Veloce Strato CS and Veloce proFPGA CS have been deployed at Arm, a longtime user of Veloce, as part of its design flow for Arm Neoverse Compute Subsystems.
Read more...XJTAG launches two new Flash programmers ASIC Design Services
DSP, Micros & Memory
XJTAG has announced XJExpress and XJExpress-FPGA, a pair of Flash programmers perfect for development, debug and in-service applications.
Read more...Siemens unveils groundbreaking Tessent AnalogTest software ASIC Design Services
Design Automation
Siemens Digital Industries Software recently introduced Tessent AnalogTest software - an innovative solution that reduces pattern generation time for analogue circuit tests from months to days.
Read more...Advanced PMIC for high-performance AI applications ASIC Design Services
Power Electronics / Power Management
Microchip Technology has announced the MCP16701, a Power Management Integrated Circuit (PMIC) designed to meet the needs of high-performance MPU and FPGA designers.
Read more...MPLAB PICkit Basic ASIC Design Services
Design Automation
To make its robust programming and debugging capabilities accessible to a wider range of engineers, Microchip Technology has launched the MPLAB PICkit Basic in-circuit debugger.
While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.
printer friendly version