Design Automation


IDE gains new ease-of-use features plus 60% performance improvement

10 September 2003 Design Automation

The new Actel Libero integrated design environment (IDE) version 5.0 for the design and development of its field-programmable gate arrays (FPGA) families, has enhanced synthesis and place-and-route tools. The new design suite is able to offer a more than 60% performance improvement for the company's successful, flash-based ProASICPLUS family.

Actel's Designer v5.0, the physical design tool suite within the Libero IDE, offers designers new features, including a comprehensive ChipPlanner for user-driven device floorplanning and a powerful Multi-View Navigator graphical interface. The Libero IDE v5.0 also features expanded interfaces to external tools, such as the Precision and LeonardoSpectrum synthesis tools from Mentor Graphics, the Synplify Pro synthesis software from Synplicity, and Actel's programming and debugging tools.

"In today's environment, FPGA designers will not tolerate broken or confusing design flows that impact design progress. Therefore, we continue to enhance the Libero IDE with new features and capabilities to make the process as intuitive and painless as possible. Further, the new external tool interfaces allow both FPGA and ASIC users to plug their tools of choice into the flow," said Saloni Howard-Sarin, tools marketing director at Actel.

Version 5.0 features Synplicity's Synplify 7.3 software, which includes several quality of results enhancements and improved performance for Actel's FPGA families. Also included in the new version of the Libero tool suite are many functional and ease-of-use improvements via SynaptiCAD's WaveFormer Lite v9.0 and Mentor Graphics' ModelSim v5.7 offerings.

"FPGA designers today are looking for complete integrated design environments to help accelerate their time to market," said Tom Feist, director of product marketing, FPGA Synthesis, Mentor Graphics. "By partnering with Actel, we are meeting this requirement by offering our mutual customers Mentor's industry-leading point tools, such as ModelSim, LeonardoSpectrum and Precision Synthesis, integrated within the Libero design environment, as well as offering Actel's Designer v5.0 within our own integrated environment, FPGA Advantage."

"SynaptiCAD has continued its partnership with Actel to provide best-in-class EDA tools for designers of Actel's FPGAs," said Dan Notestein, president of SynaptiCAD. "The easy-to-use WaveFormer Lite test bench generation system fits seamlessly into the Actel Libero IDE and allows designers to meet their time-to-market goals when designing current and next-generation FPGAs."

The Actel Designer v5.0 software contains several ease-of-use enhancements, including ChipPlanner and the Multi-View Navigator. A comprehensive graphical interface for user-driven device floorplanning, ChipPlanner enables designers to achieve the best tradeoffs between optimal design density and performance through the management of regions, logic placement, I/O assignment and routing.

The Actel Libero IDE v5.0 is available in three editions - Platinum, Gold and Silver.

For more information contact Kobus van Rooyen, ASIC Design Services, 011 315 8316, [email protected]



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

Semicon Summit 2025 - Dubai: Direct access to global chipmakers, built for Africa’s engineering needs
Design Automation
[Sponsored] The future of South Africa’s technology ecosystem depends on deeper integration with global supply chains and tighter alignment with semiconductor manufacturers. That alignment takes presence, interaction, and shared focus on real systems.

Read more...
Siemens unveils groundbreaking Tessent AnalogTest software
ASIC Design Services Design Automation
Siemens Digital Industries Software recently introduced Tessent AnalogTest software - an innovative solution that reduces pattern generation time for analogue circuit tests from months to days.

Read more...
STM32Cube MCU package for STM32WBA
Design Automation
The STM32CubeWBA utility gathers in one single package all generic embedded software components required to develop an application on STM32WBA series microcontrollers.

Read more...
Why LabVIEW is critical to South Africa’s automation future
Design Automation
[Sponsored] In a world increasingly defined by connected systems, edge intelligence, and accelerating automation, the ability to build scalable, responsive, and maintainable engineering applications has never been more essential, and at the heart of this evolution lies LabVIEW.

Read more...
Advanced PMIC for high-performance AI applications
ASIC Design Services Power Electronics / Power Management
Microchip Technology has announced the MCP16701, a Power Management Integrated Circuit (PMIC) designed to meet the needs of high-performance MPU and FPGA designers.

Read more...
Take analogue designs from idea to reality
Design Automation
Bringing your analogue design ideas to life is simple with Microchip’s Analog Development Tool Ecosystem, part of its extensive range of solutions for both analogue and digital engineers.

Read more...
Accurate power estimation
Design Automation
AMD Power Design Manager 2025.1 is now available – with support for AMD Versal AI Edge and Prime Series Gen 2 SoCs and production support for AMD Spartan UltraScale+ devices.

Read more...
AMD Vivado Design Suite 2025.1
Design Automation
AMD Vivado Design Suite 2025.1 is here, and now with support for AMD Spartan UltraScale+ and next-generation Versal devices.

Read more...
Siemens streamlines design of integrated 3D ICs
Design Automation
Siemens Digital Industries Software recently introduced two new solutions to its EDA portfolio.

Read more...
Webinar: Designing in a connected environment
Design Automation
With Altium Designer and its data management platform, the team will always be up to date with the latest design documents and be able to comment on schematic, PCB, BOM and assembly drawings.

Read more...









While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.




© Technews Publishing (Pty) Ltd | All Rights Reserved