Design Automation


IDE gains new ease-of-use features plus 60% performance improvement

10 September 2003 Design Automation

The new Actel Libero integrated design environment (IDE) version 5.0 for the design and development of its field-programmable gate arrays (FPGA) families, has enhanced synthesis and place-and-route tools. The new design suite is able to offer a more than 60% performance improvement for the company's successful, flash-based ProASICPLUS family.

Actel's Designer v5.0, the physical design tool suite within the Libero IDE, offers designers new features, including a comprehensive ChipPlanner for user-driven device floorplanning and a powerful Multi-View Navigator graphical interface. The Libero IDE v5.0 also features expanded interfaces to external tools, such as the Precision and LeonardoSpectrum synthesis tools from Mentor Graphics, the Synplify Pro synthesis software from Synplicity, and Actel's programming and debugging tools.

"In today's environment, FPGA designers will not tolerate broken or confusing design flows that impact design progress. Therefore, we continue to enhance the Libero IDE with new features and capabilities to make the process as intuitive and painless as possible. Further, the new external tool interfaces allow both FPGA and ASIC users to plug their tools of choice into the flow," said Saloni Howard-Sarin, tools marketing director at Actel.

Version 5.0 features Synplicity's Synplify 7.3 software, which includes several quality of results enhancements and improved performance for Actel's FPGA families. Also included in the new version of the Libero tool suite are many functional and ease-of-use improvements via SynaptiCAD's WaveFormer Lite v9.0 and Mentor Graphics' ModelSim v5.7 offerings.

"FPGA designers today are looking for complete integrated design environments to help accelerate their time to market," said Tom Feist, director of product marketing, FPGA Synthesis, Mentor Graphics. "By partnering with Actel, we are meeting this requirement by offering our mutual customers Mentor's industry-leading point tools, such as ModelSim, LeonardoSpectrum and Precision Synthesis, integrated within the Libero design environment, as well as offering Actel's Designer v5.0 within our own integrated environment, FPGA Advantage."

"SynaptiCAD has continued its partnership with Actel to provide best-in-class EDA tools for designers of Actel's FPGAs," said Dan Notestein, president of SynaptiCAD. "The easy-to-use WaveFormer Lite test bench generation system fits seamlessly into the Actel Libero IDE and allows designers to meet their time-to-market goals when designing current and next-generation FPGAs."

The Actel Designer v5.0 software contains several ease-of-use enhancements, including ChipPlanner and the Multi-View Navigator. A comprehensive graphical interface for user-driven device floorplanning, ChipPlanner enables designers to achieve the best tradeoffs between optimal design density and performance through the management of regions, logic placement, I/O assignment and routing.

The Actel Libero IDE v5.0 is available in three editions - Platinum, Gold and Silver.

For more information contact Kobus van Rooyen, ASIC Design Services, 011 315 8316, [email protected]



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

Quad-Apollo MxFE reference design
Design Automation
The Quad-Apollo MxFE reference design exemplifies a complete, high-performance platform for every-element direct-RF sampling digital beamforming using Analog Devices’ Apollo mixed-signal front-end technology.

Read more...
Siemens acquires Canopus AI
ASIC Design Services News
The acquisition extends Siemens’ comprehensive EDA software portfolio with computational metrology and inspection to help chipmakers solve critical technical challenges in semiconductor manufacturing.

Read more...
MIKROE signs multi-year deal with Renesas
Dizzy Enterprises Design Automation
MIKROE has signed a multi-year MCU development tool support deal with Renesas, which commits MIKROE to providing development tools for 500 of Renesas’ most popular MCUs.

Read more...
Future Electronics and SnapMagic announce CAD model integration to support faster design cycles
Future Electronics Design Automation
Engineers can now download verified symbols, footprints, and 3D models directly from supported product pages, enabling a smoother transition from component selection to PCB layout.

Read more...
Pulsonix 14.0 advances design
Design Automation
Pulsonix’s latest PCB design software platform further strengthens simulation and brings significant enhancements in mechanical-electrical 3D integration, smarter comparison tools, and enhanced usability features.

Read more...
Silicon Labs’ Simplicity AI-enabled SDK
Design Automation
Silicon Labs recently unveiled a new way it is helping developers and their AI agents collaborate through its Simplicity AI SDK.

Read more...
Accelerate development of AI-enabled embedded systems
Design Automation
ADI’s CodeFusion Studio (CFS) is a modern embedded software development platform aimed at accelerating the creation of AI-enabled embedded systems.

Read more...
STM32CubeIDE for Visual Studio Code
Design Automation
STM32CubeIDE has moved from prerelease to official release marking a milestone in the deployment of STM32CubeIDE for Visual Studio Code.

Read more...
Aligning clocks over large distances
ASIC Design Services Test & Measurement
SkyWire technology from Microchip makes it easier to align and compare clocks within nanoseconds across geographic locations.

Read more...
High-accuracy time transfer solution
ASIC Design Services Telecoms, Datacoms, Wireless, IoT
Microchip Technology recently announced the release of the TimeProvider 4500 v3 grandmaster clock (TP4500) designed to deliver sub-nanosecond accuracy for time distribution across 800 km long-haul optical transmission.

Read more...









While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.




© Technews Publishing (Pty) Ltd | All Rights Reserved