Actel has announced it has enhanced its Libero integrated design environment (IDE) to include Magma Design Automation's PALACE (physical and logical automatic compilation engine) physical synthesis tool. Through a new OEM agreement with Magma, the PALACE software, which can provide an average of 20% higher performance for ProASICPLUS FPGAs, is available from Actel as a standalone tool or bundled with Actel's Libero IDE. In addition, Actel announced that the Silver and Gold Editions of the Libero v5.1 IDE now provide device support for up to 300 000 gates, delivering support at little or no cost for many of Actel's larger gate count devices.
The PALACE physical synthesis tool provides fast timing closure and predictability while reducing design costs and design cycles, says Actel. The simple-to-use tool accepts an interpreted netlist and makes optimal placement decisions based on constraints and detailed design and interconnect modelling. The PALACE tool provides further benefit to the user by quickly achieving performance requirements without modifying the HDL or schematic design source. The PALACE software initially supports Actel's ProASICPLUS family of FPGAs.
Quad-Apollo MxFE reference design
Design Automation
The Quad-Apollo MxFE reference design exemplifies a complete, high-performance platform for every-element direct-RF sampling digital beamforming using Analog Devices’ Apollo mixed-signal front-end technology.
Read more...Siemens acquires Canopus AI ASIC Design Services
News
The acquisition extends Siemens’ comprehensive EDA software portfolio with computational metrology and inspection to help chipmakers solve critical technical challenges in semiconductor manufacturing.
Read more...MIKROE signs multi-year deal with Renesas Dizzy Enterprises
Design Automation
MIKROE has signed a multi-year MCU development tool support deal with Renesas, which commits MIKROE to providing development tools for 500 of Renesas’ most popular MCUs.
Read more...STM32CubeIDE for Visual Studio Code
Design Automation
STM32CubeIDE has moved from prerelease to official release marking a milestone in the deployment of STM32CubeIDE for Visual Studio Code.
Read more...Aligning clocks over large distances ASIC Design Services
Test & Measurement
SkyWire technology from Microchip makes it easier to align and compare clocks within nanoseconds across geographic locations.
Read more...High-accuracy time transfer solution ASIC Design Services
Telecoms, Datacoms, Wireless, IoT
Microchip Technology recently announced the release of the TimeProvider 4500 v3 grandmaster clock (TP4500) designed to deliver sub-nanosecond accuracy for time distribution across 800 km long-haul optical transmission.
While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.
printer friendly version