Actel has introduced what it calls its most flexible and comprehensive tool suite to date, the Libero integrated design environment (IDE) version 6.0. This is a streamlined IDE that integrates the industry's foremost third-party design tools and delivers high flexibility and efficiency for today's complex, time-sensitive FPGA designs. All editions of Libero 6.0, including the free silver edition, now include Synplify Actel Edition (AE) software, Synplicity's industry-leading synthesis tool specially optimised for Actel's flash- and antifuse-based FPGAs.
Also, for the first time, Actel says that Libero customers may purchase Synplicity's high-end synthesis tool, Synplify Pro AE, directly from Actel at a significant cost saving. In addition, users can access a full version of Magma Design Automation's PALACE (physical and logical automatic compilation engine) physical synthesis tool directly from the Libero 6.0 interface. The design environment also boasts new ease-of-use improvements and additional updates.
Libero 6.0 IDE is available in three editions: platinum, gold and silver: Libero Platinum is a complete solution with unlimited design capacity and customer support; for designs of 300 k gates or less, Actel offers its Libero Gold edition; and the Libero Silver edition may be used free of charge via Actel's website.
PolarFire SoC Discovery Kit ASIC Design Services
DSP, Micros & Memory
By offering a user-friendly, feature-rich development kit for embedded processing and compute acceleration, Microchip is making emerging technology more accessible to engineers at all levels.
Read more...New Studio 6 SDK
Design Automation
New Simplicity Studio 6 SDK opens development environment, and opens developers to Series 3.
Read more...Power efficient mid-range FPGA ASIC Design Services
News
The new imperatives of the intelligent edge – power efficiency, security and reliability – are forcing system architects and design engineers to find new solutions. For the growing number of system designers ...
Read more...Isolation transformers for high-speed SPE applications ASIC Design Services
Interconnection
Utilising the UWBX patent pending technology, HALO has been able to achieve the high-speed performance needed to meet insertion loss and return loss required for a fully-compliant 2.5GBASE-T1 Ethernet port over single-pair copper cables.
Read more...MPLAB PICkit 5 ASIC Design Services
DSP, Micros & Memory
Microchip Technology’s MPLAB PICkit 5 in-circuit debugger/programmer enables quick prototyping and portable, production-ready programming for all Microchip components, including PIC, dsPIC, AVR, and SAM devices.
Read more...FPGAs speed up intelligent edge designs ASIC Design Services
Editor's Choice DSP, Micros & Memory
Microchip Technology has added nine new technology- and application-specific solution stacks to its growing collection of mid-range FPGA and SoC support.
Read more...Updated portable library API ASIC Design Services
DSP, Micros & Memory
The Holt Portable Library API now supports all Holt’s MIL-STD-1553 terminal devices, providing the customer with a layer of abstraction using standardised functions.
Read more...Successful review for FPGA’s crypto ASIC Design Services
DSP, Micros & Memory
The UK government’s National Cyber Security Centre has reviewed the PolarFire FPGAs, when used with the single-chip crypto design flow, against stringent device-level resiliency requirements.
Read more...Holt wins premier award ASIC Design Services
News
Holt Integrated Circuits has announced that Raytheon Technologies Corporation, one of the world’s largest defence manufacturers, has recognised Holt with a premier award for performance in 2022 for overall excellence in cost competitiveness.
printer friendly version