DSP, Micros & Memory


Powerful data acquisition module for digital signal processing

6 April 2005 DSP, Micros & Memory

Sundance has released to market a high throughout configurable data acquisition module (DAQ).

The SMT391 is a powerful 1 GSPS, 8-bit, dual channel analog-to-digital converter (ADC) that is well-suited for high bandwidth applications such as high-speed test and instrumentation, satellite communications, software defined radio (SDR), direct RF/IF processing, direct RF down conversion, and radar.

The SMT391, a 'daughter module' that outputs data to a network of Sundance's reconfigurable computing and DSP systems, is managed by a Xilinx Virtex-II Pro FPGA. This FPGA, with its IBM PowerPC embedded processor capabilities, manages the data transfers to a variety of communication channels such as ComPorts, Sundance High-speed Bus, and Xilinx RocketIO Multi Gigabit Transceivers. These channels are compatible to a wide range of Sundance processors and I/O modules. The FPGA controls all digital functions on the module as the digital output of the Atmel broadband converter is fed into the FPGA. This data is then stored in an onboard DDR SDRAM for non realtime processing.

A highly compact twin board design makes up the SMT391. A top layer board, the daughter board, is coupled to a base module via a Sundance LVDS Bus. This daughter board contains all the analog circuitry, the clock generation, trigger control, analog signal conditioning and a converter. This device handles all data acquisition and conversions. Analog data enters the top module via two analog data streams that are pre-conditioned before they enter the dual channel ADC converter. In conjunction to the two analog inputs, users can also provide the module with a custom clock and trigger.

The base module is a reconfigurable computing system also powered by a Xilinx Virtex-II Pro FPGA. The FPGA is centred on the base module as it controls all digital functions on the module. The analog circuitry is separated from the digital, reducing cross-talk. Configuring the main FPGA is done via on-board and in-system programmable logic that is configured through an on-board JTAG interface. Configuration, sampling and transfer modes are set by configuration data received over the ComPorts or the RocketIO Serial Links.

Designed for high-speed I and Q channel type applications, the SMT391 has two identical channels and all settings are applicable to both. Operations for both channels are the same, and there is only one sample clock for both channels and both channels will respond to the same trigger. The dual channel Atmel converter converts the analog data, and a single 16 bit parallel data-stream is generated for each channel.

For more information contact Hendri Veldman, Sundance Multiprocessor Technology, 0944 1494 793194, [email protected]





Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

Memory for asset tracking
Altron Arrow DSP, Micros & Memory
The Page EEPROM, ST’s latest memory, has been designed for efficient datalogging and fast firmware upload/download in battery-operated devices.

Read more...
Engineered for high-reliability applications
Future Electronics DSP, Micros & Memory
The MCX E series of Arm Cortex-M4F and Arm Cortex-M7 microcontrollers from NXP are engineered for demanding industrial and IoT environments.

Read more...
NXP’s development platform guide
DSP, Micros & Memory
Choosing between the FRDM i.MX 93, FRDM i.MX 91 and FRDM i.MX 91S development platforms can be intimidating, but once designers understand how each platform aligns with their application’s requirements, the decision becomes straightforward.

Read more...
XJTAG launches two new Flash programmers
ASIC Design Services DSP, Micros & Memory
XJTAG has announced XJExpress and XJExpress-FPGA, a pair of Flash programmers perfect for development, debug and in-service applications.

Read more...
Processor offers competitive solution for advanced HMIs
Future Electronics DSP, Micros & Memory
The new RZ/A3M microprocessor from Renesas features 128 Mbytes of fast DDR3L DRAM memory for system cost reduction, and supports 1280 x 800 px video resolution at a rate of 30 frames/s.

Read more...
ESP32-C6 achieves PSA-L2
iCorp Technologies DSP, Micros & Memory
Espressif Systems recently announced that its ESP32-C6 microcontroller has achieved PSA Certified Level 2 (PSA-L2) security certification, making it the first RISC-V-based MCU to reach this level.

Read more...
Microprocessor with integrated NPU
Avnet Silica DSP, Micros & Memory
The RZ/G3E from Renesas is a microprocessor integrated with quad CPU and NPU in one chip, improving power efficiency, reliability, and security.

Read more...
Nordic Semiconductor launches nRF Connect SDK Bare Metal option for nRF54L series
Avnet Silica DSP, Micros & Memory
This is a new, RTOS-independent software solution for Bluetooth LE development, designed to ease developers’ migration from the legacy nRF5 SDK and nRF52 series to the next-generation nRF54L series.

Read more...
Dual-core support in NECTO Studio
DSP, Micros & Memory
MIKROE recently announced that version 7.3.0 of its NECTO Studio Integrated Development Environment now supports dual-core MCUs, allowing designers to program and debug each core independently.

Read more...
Post Quantum Cryptographic firmware library
DSP, Micros & Memory
The STM32 post-quantum cryptographic library enables developers to satisfy application requirements for any combination of data integrity, confidentiality, identification/authentication, and nonrepudiation.

Read more...









While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.




© Technews Publishing (Pty) Ltd | All Rights Reserved