Programmable Logic


New IP cores optimised for Actel FPGAs in military, aerospace and communications applications

28 June 2006 Programmable Logic

Actel offers two new intellectual property (IP) cores optimised for use with its radiation-tolerant and firm-error immune field-programmable gate arrays (FPGAs). In support of the emerging SAE AS5682 standard, the new Core1553BRT-EBR is a complete, dual-redundant enhanced bit rate (EBR) remote terminal core that offers the reliability and data rates required for high-bandwidth applications such as radar and laser targeting. Further, Actel is offering its CoreCORDIC register-transfer level (RTL) core free of charge to enable designers to build highly configurable digital signal processing systems such as digital receivers and cable modems.

"Actel has long been committed to providing solutions that meet the stringent demands of high-reliability and system-critical military, aerospace and communications applications as evidenced by the new Core1553BRT-EBR and CoreCORDIC solutions," said Ian Land, senior manager, IP solutions marketing, at Actel. "When combined with our nonvolatile, flash-based ProASIC3 or radiation-tolerant RTAX-S FPGAs, these new IP solutions enable designers to decrease time to market and to reduce both the non-recurring engineering costs and high system costs associated with application-specific integrated circuits."

* Core1553BRT-EBR: The Core1553BRT-EBR's time-multiplexed serial data bus supports a 10 Mbps data rate. The core can be configured to interface with on-chip or external memory as well as low-cost RS485 transceivers. This new core also features fail-safe state machines that protect the state machine from entering an illegal state in a high-radiation environment such as in an aircraft or a satellite.

* CoreCORDIC: This is a simple and efficient algorithm to calculate hyperbolic and trigonometric functions. It also performs coordinate transformations between rectangular and polar coordinates. Unlike competitive offerings, CoreCORDIC offers three architectural options - a small, bit-serial architecture; a word-serial architecture for moderate performance and size; and a parallel-pipelined architecture for high-performance applications. Available free of charge to Actel FPGA customers, the CoreCORDIC generator creates a user-defined test bench and RTL model, which is easily integrated into larger designs.



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

Siemens acquires Canopus AI
ASIC Design Services News
The acquisition extends Siemens’ comprehensive EDA software portfolio with computational metrology and inspection to help chipmakers solve critical technical challenges in semiconductor manufacturing.

Read more...
Aligning clocks over large distances
ASIC Design Services Test & Measurement
SkyWire technology from Microchip makes it easier to align and compare clocks within nanoseconds across geographic locations.

Read more...
High-accuracy time transfer solution
ASIC Design Services Telecoms, Datacoms, Wireless, IoT
Microchip Technology recently announced the release of the TimeProvider 4500 v3 grandmaster clock (TP4500) designed to deliver sub-nanosecond accuracy for time distribution across 800 km long-haul optical transmission.

Read more...
New RT PolarFire device qualifications
ASIC Design Services DSP, Micros & Memory
Microchip expands space-qualified FPGA portfolio with new RT PolarFire device qualifications and SoC availability.

Read more...
Siemens’ software selected for verification and validation
ASIC Design Services Design Automation
Siemens Digital Industries Software recently announced that Veloce Strato CS and Veloce proFPGA CS have been deployed at Arm, a longtime user of Veloce, as part of its design flow for Arm Neoverse Compute Subsystems.

Read more...
XJTAG launches two new Flash programmers
ASIC Design Services DSP, Micros & Memory
XJTAG has announced XJExpress and XJExpress-FPGA, a pair of Flash programmers perfect for development, debug and in-service applications.

Read more...
Siemens unveils groundbreaking Tessent AnalogTest software
ASIC Design Services Design Automation
Siemens Digital Industries Software recently introduced Tessent AnalogTest software - an innovative solution that reduces pattern generation time for analogue circuit tests from months to days.

Read more...
Advanced PMIC for high-performance AI applications
ASIC Design Services Power Electronics / Power Management
Microchip Technology has announced the MCP16701, a Power Management Integrated Circuit (PMIC) designed to meet the needs of high-performance MPU and FPGA designers.

Read more...
PolarFire SoC FPGAs achieve AEC-Q100 qualification
ASIC Design Services DSP, Micros & Memory
Microchip Technology’s PolarFire SoC FPGAs have earned the Automotive Electronics Council AEC-Q100 qualification.

Read more...
MPLAB PICkit Basic
ASIC Design Services Design Automation
To make its robust programming and debugging capabilities accessible to a wider range of engineers, Microchip Technology has launched the MPLAB PICkit Basic in-circuit debugger.

Read more...









While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.




© Technews Publishing (Pty) Ltd | All Rights Reserved