Programmable Logic


Industry first FPGA has unique hardened latches for aerospace uses

14 March 2001 Programmable Logic

Actel is offering the first member of its radiation-tolerant RTSX-S family, the RT54SX32S. The RTSX-S family ranges in density from 32 000 to 72 000 typical gates and offers system performance in excess of 250 MHz. The Actel RTSX-S family is built on a foundation of hardened latches, which obviate the need for triple module redundancy (TMR). Traditional FPGAs, which do not use hardened latches, force the user to implement TMR using software or a large portion of the FPGA's programmable logic. This inefficient process of majority voting, or redundancy, means that two-thirds of the density or available logic, is consumed for redundancy and is not available for the user's design. By including hardened latches, designers can use all available density in RTSX-S devices. Applications for the RTSX-S family include those in radiation-intensive environments, such as space probes and satellites.

As a result of Actel consultations with customers including NASA's Goddard Space Flight Center, the company modified and optimised its architecture to meet the stringent aerospace requirements including added capability in the I/O modules and the device core sequential logic.

The I/O module specifications of the RTSX-S family include increased noise margins, decreased power and improved compatibility with other microcircuits and, most importantly, provision for control of the I/O signals during the power-on and power-off transients. In addition to the unprecedented levels of radiation tolerance the FPGA family has a high degree of interface flexibility. For example, the RTSX-S devices support 2,5, 3,3 and 5 V input signals, with configurable I/O support for 3,3 and 5 V PCI, LVTTTL and TTL levels in any combination. It also supports the 33 MHz, 32-bit PCI bus.

Actel is represented in South Africa by ASIC Design Services. For further information contact Kobus van Rooyen, (011) 315 8316, [email protected]



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

Siemens acquires Canopus AI
ASIC Design Services News
The acquisition extends Siemens’ comprehensive EDA software portfolio with computational metrology and inspection to help chipmakers solve critical technical challenges in semiconductor manufacturing.

Read more...
Aligning clocks over large distances
ASIC Design Services Test & Measurement
SkyWire technology from Microchip makes it easier to align and compare clocks within nanoseconds across geographic locations.

Read more...
High-accuracy time transfer solution
ASIC Design Services Telecoms, Datacoms, Wireless, IoT
Microchip Technology recently announced the release of the TimeProvider 4500 v3 grandmaster clock (TP4500) designed to deliver sub-nanosecond accuracy for time distribution across 800 km long-haul optical transmission.

Read more...
New RT PolarFire device qualifications
ASIC Design Services DSP, Micros & Memory
Microchip expands space-qualified FPGA portfolio with new RT PolarFire device qualifications and SoC availability.

Read more...
Siemens’ software selected for verification and validation
ASIC Design Services Design Automation
Siemens Digital Industries Software recently announced that Veloce Strato CS and Veloce proFPGA CS have been deployed at Arm, a longtime user of Veloce, as part of its design flow for Arm Neoverse Compute Subsystems.

Read more...
XJTAG launches two new Flash programmers
ASIC Design Services DSP, Micros & Memory
XJTAG has announced XJExpress and XJExpress-FPGA, a pair of Flash programmers perfect for development, debug and in-service applications.

Read more...
Siemens unveils groundbreaking Tessent AnalogTest software
ASIC Design Services Design Automation
Siemens Digital Industries Software recently introduced Tessent AnalogTest software - an innovative solution that reduces pattern generation time for analogue circuit tests from months to days.

Read more...
Advanced PMIC for high-performance AI applications
ASIC Design Services Power Electronics / Power Management
Microchip Technology has announced the MCP16701, a Power Management Integrated Circuit (PMIC) designed to meet the needs of high-performance MPU and FPGA designers.

Read more...
PolarFire SoC FPGAs achieve AEC-Q100 qualification
ASIC Design Services DSP, Micros & Memory
Microchip Technology’s PolarFire SoC FPGAs have earned the Automotive Electronics Council AEC-Q100 qualification.

Read more...
MPLAB PICkit Basic
ASIC Design Services Design Automation
To make its robust programming and debugging capabilities accessible to a wider range of engineers, Microchip Technology has launched the MPLAB PICkit Basic in-circuit debugger.

Read more...









While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.




© Technews Publishing (Pty) Ltd | All Rights Reserved