Design Automation


PCB design combining manual and automatic routing

25 June 2008 Design Automation

The PADS Router from Mentor Graphics is an advanced, interactive trace editor that is available to printed circuit board designers as part of the PADS product flow of electronic engineering software design tools.

The PADS Router utilises Latium technology to deliver efficient initial and post trace modification capabilities.

Interactive routing

Most routing solutions today consist of one of two methodologies – manual routing and automatic routing.

Manual routing means each trace is placed by ‘tracing’ the exact pathway defined by the mouse cursor; every corner is defined usually by clicking the mouse and the system flags design rule clearance violations via a graphic indication.

Autorouting is just the opposite, where design rules are defined and the design is submitted to the system which proceeds to route without interaction; results are then reviewed post route.

Interactive routing is a technique that gives the designer the control of manual routing, but with the speed of autorouting. The PADS Router is an interactive routing environment which utilises a ‘push-n-shove’ methodology to allow seamless initial trace placement and post trace modifications.

Traces and vias placed on a printed circuit board (PCB) design dynamically shift their locations as new traces and vias are introduced into an area, allowing the designer to review an area before deciding to commit to a particular pattern. The PADS Router recognises and utilises the PADS Layout constraint hierarchical structure to ensure the proper constraint definitions are maintained during trace placement.

Users can easily change layers while the router maintains the proper spacing on all items, on all layers, in realtime. Via definition can also be incorporated as part of the required constraints, so that only particular vias are inserted as the trace bridges multiple layers.

The PADS router also manages high speed constraints associated with minimum and maximum length, and matched lengths. Constraints can be specified in both the schematic capture and layout programs, and the router responds with the same realtime feedback behaviour.

Signals requiring special coupling can have constraints set and maintained automatically while the trace is placed in the design. Adjacent traces maintain the proper clearance while the coupled traces are placed, resulting in minimal resistance throughout the entire trace addition process.

Trace addition

Users can begin trace additions by selecting the appropriate tool in the software. This places the software in a verb/object mode that allows an action to be applied to any object selected. This provides users with a single selection route mode, so traces can be placed quickly, one after another.

Once in this mode users select either a device pad or an unrouted connection. By selecting the device pad, a trace is generated immediately with the proper width extending from the selected device pad (Figure 1). As the cursor is dragged through the design, the PADS Router dynamically clears obstacles directly in the path of the trace being placed.

Figure 1
Figure 1

If users choose to select an unrouted connection, the PADS Router may start on either side of the pin-pair depending on how close the cursor is to either pad. The PADS Router attempts to auto-connect the trace being placed to the pad nearest to the cursor when selected (Figure 2).

Figure 2
Figure 2

Pin pair orders can be modified ‘on the fly’ while placing traces, giving users maximum routing flexibility. On nets that require specific routing requirements, there are routing controls that provide restrictions on inter-connecting pads, so a specific order is maintained. There are even special modes, such as Mid-Driven, Serial Source and Parallel Source, that can be enabled to produce special routing patterns depending on the net geometry requirements.

As traces are placed in the design (Figure 3), regardless of the defined net constraints, the PADS Router has multiple choices as to how it handles those obstacles, including:

* Routing over obstacles with trace segments automatically removed.

* Having violating obstacle locations adjusted to compensate for the additional traces.

* Having DRC set to inform the user any time they place traces too close to other items whose constraints have not been maintained.

Figure 3
Figure 3

Having multiple choices in trace placement adds to the flexibility that makes the PADS Router engine highly efficient.

Trace modifications

The PADS Router not only allows initial trace placement but it also allows trace modification (Figure 4). Trace data can be completely rerouted while still utilising the PADS Router’s power to push-n-shove placed obstacles completely out of the way. Users simply select the trace segment they wish to begin the modification at, place the new desired trace segments and then reconnect back into the existing trace to complete the modifications. All the while the PADS Router is reviewing the trace constraints to ensure that all modifications still conform.

Figure 4
Figure 4

The PADS Router can shove not only individual trace/via obstacles but multiples as well (Figure 5). If a trace needs to be adjusted in an area where an entire bus exists, the user simply selects the trace and stretches it to the desired location. Any adjacent traces will automatically adjust to accommodate the new location. If 45° corners were utilised in the trace being moved, all the associated 45° traces will be maintained after the adjustment as well. If vias need adjusting, users simply select the desired via and drag it to a new location with traces automatically adjusting to the new location.

Figure 5
Figure 5

Conclusion

PCB design layouts, whether simple or dense, can benefit from the PADS Router’s power, and intuitive methodology. As design constraints become more prevalent in everyday designs, PCB designers can no longer keep track of every net, class or length based rule during trace placement. The PADS Router overcomes these obstacles, allowing the circuit board designer to focus on resolving other more complex design issues.

For more information contact ASIC Design Services, +27 (0)11 315 8316, [email protected], www.asic.co.za



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

Quad-Apollo MxFE reference design
Design Automation
The Quad-Apollo MxFE reference design exemplifies a complete, high-performance platform for every-element direct-RF sampling digital beamforming using Analog Devices’ Apollo mixed-signal front-end technology.

Read more...
Siemens acquires Canopus AI
ASIC Design Services News
The acquisition extends Siemens’ comprehensive EDA software portfolio with computational metrology and inspection to help chipmakers solve critical technical challenges in semiconductor manufacturing.

Read more...
MIKROE signs multi-year deal with Renesas
Dizzy Enterprises Design Automation
MIKROE has signed a multi-year MCU development tool support deal with Renesas, which commits MIKROE to providing development tools for 500 of Renesas’ most popular MCUs.

Read more...
Future Electronics and SnapMagic announce CAD model integration to support faster design cycles
Future Electronics Design Automation
Engineers can now download verified symbols, footprints, and 3D models directly from supported product pages, enabling a smoother transition from component selection to PCB layout.

Read more...
Pulsonix 14.0 advances design
Design Automation
Pulsonix’s latest PCB design software platform further strengthens simulation and brings significant enhancements in mechanical-electrical 3D integration, smarter comparison tools, and enhanced usability features.

Read more...
Silicon Labs’ Simplicity AI-enabled SDK
Design Automation
Silicon Labs recently unveiled a new way it is helping developers and their AI agents collaborate through its Simplicity AI SDK.

Read more...
Accelerate development of AI-enabled embedded systems
Design Automation
ADI’s CodeFusion Studio (CFS) is a modern embedded software development platform aimed at accelerating the creation of AI-enabled embedded systems.

Read more...
STM32CubeIDE for Visual Studio Code
Design Automation
STM32CubeIDE has moved from prerelease to official release marking a milestone in the deployment of STM32CubeIDE for Visual Studio Code.

Read more...
Aligning clocks over large distances
ASIC Design Services Test & Measurement
SkyWire technology from Microchip makes it easier to align and compare clocks within nanoseconds across geographic locations.

Read more...
High-accuracy time transfer solution
ASIC Design Services Telecoms, Datacoms, Wireless, IoT
Microchip Technology recently announced the release of the TimeProvider 4500 v3 grandmaster clock (TP4500) designed to deliver sub-nanosecond accuracy for time distribution across 800 km long-haul optical transmission.

Read more...









While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.




© Technews Publishing (Pty) Ltd | All Rights Reserved