Programmable Logic


IP cores enable faster time-to-market and product longevity for ASICs and ASSPs

28 March 2001 Programmable Logic

Actel's new VariCore embedded programmable gate array (EPGA) star IP cores for ASIC and application-specific standard product (ASSP) systems on a chip (SoCs) have application whenever time-to-market and version variants of the same product are advantageous. Actel formed the VariCore business unit to develop its EPGA cores, which it says are the first broadly available commercial embeddable and reconfigurable 'soft hardware' IP products for the ASIC and ASSP market.

VariCore EPGA cores increase SoC design flexibility and reduce design time and costs, helping ASIC and ASSP providers gain or retain their competitive edge.

"Embedded reconfigurable logic cores have been the single most important missing capability to system-level silicon device designers and integrators," stated Jerry Worchel, President of inSearch Research, a respected semiconductor research analysis firm. "I believe the market demand for embedded reprogrammability is going to explode, because of the inherent benefits it will provide for very large integrated system designs. Actel is the first major pure-play FPGA provider to offer a competitive commercial product to the greater breadth of the ASIC and ASSP design community."

VariCore EPGA logic is a versatile, highly flexible and efficient embedded FPGA core architecture that provides scaleable reprogrammability for ASICs and ASSPs.

VariCore EPGA blocks are, in essence, reprogrammable 'soft hardware' core tiles based on a three-input LUT (look up table) structure. PEGs, consisting of 2500 ASIC gates, are the 'primary embedded gate' blocks of EPGAs. These PEG blocks are scaleable and configurable from a 2x1 EPGA of 5000 ASIC gates up to a 4x4 EPGA core of 40 000 ASIC gates. In addition, the family's 4x4 and 4x2 members offer eight optional, cascadable RAM modules with aspect ratios of 1kx9 or 512x18. VariCore EPGAs can also be partitioned where needed throughout any ASIC or ASSP design. VariCore EPGA cores can handle system clock speeds of up to 100 MHz. In a 4x4 EPGA core utilised at 80%, VariCore EPGA cores reach the levels of performance noted while maintaining 100-200 mW power consumption depending on core performance.

Actel is represented in South Africa by ASIC Design Services. For further information contact Kobus van Rooyen.



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

Siemens acquires Canopus AI
ASIC Design Services News
The acquisition extends Siemens’ comprehensive EDA software portfolio with computational metrology and inspection to help chipmakers solve critical technical challenges in semiconductor manufacturing.

Read more...
Aligning clocks over large distances
ASIC Design Services Test & Measurement
SkyWire technology from Microchip makes it easier to align and compare clocks within nanoseconds across geographic locations.

Read more...
High-accuracy time transfer solution
ASIC Design Services Telecoms, Datacoms, Wireless, IoT
Microchip Technology recently announced the release of the TimeProvider 4500 v3 grandmaster clock (TP4500) designed to deliver sub-nanosecond accuracy for time distribution across 800 km long-haul optical transmission.

Read more...
New RT PolarFire device qualifications
ASIC Design Services DSP, Micros & Memory
Microchip expands space-qualified FPGA portfolio with new RT PolarFire device qualifications and SoC availability.

Read more...
Siemens’ software selected for verification and validation
ASIC Design Services Design Automation
Siemens Digital Industries Software recently announced that Veloce Strato CS and Veloce proFPGA CS have been deployed at Arm, a longtime user of Veloce, as part of its design flow for Arm Neoverse Compute Subsystems.

Read more...
XJTAG launches two new Flash programmers
ASIC Design Services DSP, Micros & Memory
XJTAG has announced XJExpress and XJExpress-FPGA, a pair of Flash programmers perfect for development, debug and in-service applications.

Read more...
Siemens unveils groundbreaking Tessent AnalogTest software
ASIC Design Services Design Automation
Siemens Digital Industries Software recently introduced Tessent AnalogTest software - an innovative solution that reduces pattern generation time for analogue circuit tests from months to days.

Read more...
Advanced PMIC for high-performance AI applications
ASIC Design Services Power Electronics / Power Management
Microchip Technology has announced the MCP16701, a Power Management Integrated Circuit (PMIC) designed to meet the needs of high-performance MPU and FPGA designers.

Read more...
PolarFire SoC FPGAs achieve AEC-Q100 qualification
ASIC Design Services DSP, Micros & Memory
Microchip Technology’s PolarFire SoC FPGAs have earned the Automotive Electronics Council AEC-Q100 qualification.

Read more...
MPLAB PICkit Basic
ASIC Design Services Design Automation
To make its robust programming and debugging capabilities accessible to a wider range of engineers, Microchip Technology has launched the MPLAB PICkit Basic in-circuit debugger.

Read more...









While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.




© Technews Publishing (Pty) Ltd | All Rights Reserved