Design Automation


Solution enables VMM code re-use in OVM

4 March 2009 Design Automation

Mentor Graphics has made available an open-source SystemVerilog solution for users adopting the open verification methodology (OVM). The solution enables the easy and flexible re-use of legacy verification methodology manual (VMM) code within an OVM environment.

In addition to allowing VMM-based verification components to be re-used within an OVM environment, entire VMM environments can be re-used without modification within an OVM environment through the use of a new OVM/VMM interoperability library that provides the data and semantic conversions between the old and new environments. VMM sequential stimuli can be re-used as well, and integrated with OVM’s sequences, thus preserving and enhancing existing stimulus generation capabilities.

As an active member of the Accellera VIP technical subcommittee (TSC), Mentor has worked with other committee members to define the requirements for interoperability among different verification methodologies. Mentor’s solution conforms to the Accellera VIP-TSC’s set of requirements for SystemVerilog base class library interoperability that was approved by a technical subcommittee vote last December.



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

ST’s graphical no-code design software
Design Automation
MEMS-Studio is a complete desktop software solution designed to develop embedded AI features, evaluate embedded libraries, analyse data, and design no-code algorithms for the entire portfolio of ST’s MEMS sensors.

Read more...
PolarFire SoC FPGAs achieve AEC-Q100 qualification
ASIC Design Services DSP, Micros & Memory
Microchip Technology’s PolarFire SoC FPGAs have earned the Automotive Electronics Council AEC-Q100 qualification.

Read more...
LibGSM – A powerful, modular GSM library
eiTech Systems Design Automation
Whether you are building SMS, MQTT, HTTP or other GSM-based applications, eiTech’s LibGSM library helps streamline development with its carefully structured design.

Read more...
NECTO Studio V7.2 IDE with code assistant
Design Automation
MIKROE recently announced that NECTO Studio 7.2 IDE now includes NECTO Code Assistant, an AI tool that enables users to create code for multi-Click projects.

Read more...
MPLAB unified compiler licenses
Design Automation
Offering an efficient way to manage multiple licenses, Microchip Technology has launched MPLAB XC unified compiler licenses for its MPLAB XC8, XC16, XC-DSC and XC32 C compilers.

Read more...
MPLAB PICkit Basic
ASIC Design Services Design Automation
To make its robust programming and debugging capabilities accessible to a wider range of engineers, Microchip Technology has launched the MPLAB PICkit Basic in-circuit debugger.

Read more...
Case Study: Siemens Valor automation solution
ASIC Design Services Editor's Choice Manufacturing / Production Technology, Hardware & Services
Electronics manufacturer BMK used Siemens Valor to enhance accuracy and speed up bill-of-materials quotations.

Read more...
Accelerating RF PCB design in a 5G world
ASIC Design Services Editor's Choice Design Automation
Billions of IoT devices coming online in the coming years will require RF design capabilities that support ultra-fast 5G speeds.

Read more...
XJLink-PF40 JTAG controller
ASIC Design Services Test & Measurement
XJTAG, a specialist in electronic testing, has released its new XJLink-PF40 JTAG controller together with version 4 of its popular PCB software testing suite.

Read more...
NECTO Studio has been updated
Design Automation
NECTO Studio V7.1 IDE from MIKROE now includes full programmer and debug support for Microchip tools and also adds support for Microchip’s SAM MCU and STMicroelectronics’ STM32L4 series of ultra-low-power MCUs.

Read more...