Altera has unveiled Quartus II software version 8.1, which aims to speed development times by automating traditionally time-consuming features.
The design partition planner, introduced in the previous version of Quartus II, now provides automated partitioning in version 8.1, allowing more designers to leverage the productivity benefits of incremental compilation. Quartus II now also eliminates the need to modify gated clocks manually by automatically converting gated clocks to functionally equivalent logic supported by the FPGA architecture. Automating these features allows design teams to focus more effort on value-added portions of the design.
Version 8.1 adds Stratix IV pin-outs and support for a new Stratix IV FPGA speed grade offered in a low-cost package. The software provides added transceiver timing-model support, as well as support for 8,5 Gbps transceivers, 1,6 Gbps LVDS and 400 MHz DDR memory. For designers targeting a HardCopy ASIC implementation, Quartus II software provides initial support for HardCopy IV ASICs.
New features in version 8.1 include an embedded logic analyser, new HDL templates for the SOPC Builder tool, a new Avalon memory-mapped half-rate bridge and support for Red Hat Enterprise Linux 5 and CentOS 4/5 (32 bit/64 bit) operating systems. The new release also boasts an enhanced third-party simulation interface, a new pin-out advisor, Real Intent verification support, as well as new and enhanced IP cores and megafunctions.
Why LabVIEW is critical to South Africa’s automation future
Design Automation
[Sponsored] In a world increasingly defined by connected systems, edge intelligence, and accelerating automation, the ability to build scalable, responsive, and maintainable engineering applications has never been more essential, and at the heart of this evolution lies LabVIEW.
Read more...Chip provides concurrent dual connectivity EBV Electrolink
Telecoms, Datacoms, Wireless, IoT
The IW693 from NXP is a 2x2 dual-band, highly integrated device that provides concurrent dual Wi-Fi 6E + Wi-Fi 6 and Bluetooth connectivity, supporting four different modes.
Read more...Take analogue designs from idea to reality
Design Automation
Bringing your analogue design ideas to life is simple with Microchip’s Analog Development Tool Ecosystem, part of its extensive range of solutions for both analogue and digital engineers.
Read more...Accurate power estimation
Design Automation
AMD Power Design Manager 2025.1 is now available – with support for AMD Versal AI Edge and Prime Series Gen 2 SoCs and production support for AMD Spartan UltraScale+ devices.
Read more...Dual-range IMU with edge processing EBV Electrolink
Analogue, Mixed Signal, LSI
ST’s innovative LSM6DSV80X combines two accelerometer structures for 16 g and 80 g full-scale sensing, a gyroscope up 4000 dps, and embedded intelligence in a single component.
Read more...AMD Vivado Design Suite 2025.1
Design Automation
AMD Vivado Design Suite 2025.1 is here, and now with support for AMD Spartan UltraScale+ and next-generation Versal devices.
Read more...High-reliability isolation amplifiers EBV Electrolink
Analogue, Mixed Signal, LSI
The VIA series of isolation amplifiers from Vishay are designed to deliver exceptional thermal stability and precise measurement capabilities.
Read more...Webinar: Designing in a connected environment
Design Automation
With Altium Designer and its data management platform, the team will always be up to date with the latest design documents and be able to comment on schematic, PCB, BOM and assembly drawings.
Read more...First NVMe SSD Built with 8th-gen BiCS FLASH EBV Electrolink
Computer/Embedded Technology
KIOXIA recently announced the development and prototype demonstration of its new KIOXIA CM9 Series PCIe 5.0 NVMe SSDs, which incorporates CMOS directly Bonded to Array technology.
While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.
printer friendly version