Freescale Semiconductor is expanding the range of power and performance options available for its QorIQ family of multicore platforms with the introduction of the QorIQ P4040 processor.
A four-core version of Freescale’s flagship P4080 processor, the new device delivers low-power solutions for applications requiring high performance in a sub-15 Watt typical power envelope. Pin and code compatibility with the eight-core P4080 device allows customers to migrate between processors, providing a scalable solution across Freescale’s multicore offerings. The new processor combines control, datapath and application layer processing, and is well suited for wireless infrastructure, enterprise routing and switching and industrial applications.
The P4040 is manufactured using 45-nm process technology and features dual memory controllers and the same advanced caching, interconnect acceleration and high-speed I/O technologies as the P4080 processor. The P4040 also leverages the P4080’s embedded hypervisor and Datapath Acceleration Architecture technologies.
The new device integrates four industry-leading e500mc cores based on Power Architecture technology, delivering frequencies of 1,5 GHz per core. Each core has a dedicated 128 KB L2 backside cache and access to 2 MB of shared frontside L3 cache. Full processor independence, including the ability to boot and reset each individual e500mc core, is a defining characteristic of the device. In addition, the P4040 boasts dual memory controllers that support DDR2 or DDR3 memories, allowing board designers to utilise the latest memory technologies.
The P4040 integrates I/O technologies including dual 10 Gbps Ethernet (XAUI) controllers and eight 1 Gbps Ethernet (SGMII) controllers for packetised data processing. For non-packetised processing, there are three PCI Express v2.0 controllers/ports running at up to 5 GHz and two Serial RapidIO controllers/ports running up to 3,125 GHz.
Memory for asset tracking Altron Arrow
DSP, Micros & Memory
The Page EEPROM, ST’s latest memory, has been designed for efficient datalogging and fast firmware upload/download in battery-operated devices.
Read more...Engineered for high-reliability applications Future Electronics
DSP, Micros & Memory
The MCX E series of Arm Cortex-M4F and Arm Cortex-M7 microcontrollers from NXP are engineered for demanding industrial and IoT environments.
Read more...NXP’s development platform guide
DSP, Micros & Memory
Choosing between the FRDM i.MX 93, FRDM i.MX 91 and FRDM i.MX 91S development platforms can be intimidating, but once designers understand how each platform aligns with their application’s requirements, the decision becomes straightforward.
Read more...XJTAG launches two new Flash programmers ASIC Design Services
DSP, Micros & Memory
XJTAG has announced XJExpress and XJExpress-FPGA, a pair of Flash programmers perfect for development, debug and in-service applications.
Read more...Processor offers competitive solution for advanced HMIs Future Electronics
DSP, Micros & Memory
The new RZ/A3M microprocessor from Renesas features 128 Mbytes of fast DDR3L DRAM memory for system cost reduction, and supports 1280 x 800 px video resolution at a rate of 30 frames/s.
Read more...ESP32-C6 achieves PSA-L2 iCorp Technologies
DSP, Micros & Memory
Espressif Systems recently announced that its ESP32-C6 microcontroller has achieved PSA Certified Level 2 (PSA-L2) security certification, making it the first RISC-V-based MCU to reach this level.
Read more...Microprocessor with integrated NPU Avnet Silica
DSP, Micros & Memory
The RZ/G3E from Renesas is a microprocessor integrated with quad CPU and NPU in one chip, improving power efficiency, reliability, and security.
Read more...Dual-core support in NECTO Studio
DSP, Micros & Memory
MIKROE recently announced that version 7.3.0 of its NECTO Studio Integrated Development Environment now supports dual-core MCUs, allowing designers to program and debug each core independently.
Read more...Post Quantum Cryptographic firmware library
DSP, Micros & Memory
The STM32 post-quantum cryptographic library enables developers to satisfy application requirements for any combination of data integrity, confidentiality, identification/authentication, and nonrepudiation.
While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.
printer friendly version