Programmable Logic


IGLOO FPGAs breed second generation

10 July 2013 Programmable Logic

Microsemi has released its new IGLOO2 field programmable gate array (FPGA) family for industrial, commercial aviation, defence, communications and security applications.

The non-volatile, Flash-based devices boast a powerful combination of mainstream FPGA features including general purpose input/outputs (GPIOs), 5G SERDES interfaces and PCI Express endpoints, in addition to what the manufacturer claims is the industry’s only high-performance memory subsystem.

The new FPGAs address industry needs for mainstream FPGA features by providing a LUT-based fabric, 5G transceivers, high-speed GPIO, block RAM and DSP blocks in a differentiated, cost- and power-optimised architecture. The architecture offers up to five times more logic density and three times more fabric performance than the previous-generation IGLOO family.

For cost-optimised FPGAs below 150K logic elements, IGLOO2 provides a high level of I/O and SERDES integration – which is necessary for I/O expansion, bridging, system management and co-processing – allowing customers to use smaller devices for I/O expansion and bridging solutions. This, coupled with the need for only two power supplies and no external configuration devices, reduces overall system cost and board complexity.

IGLOO2’s FPGA features are complemented by a unique, built-in, high-performance memory subsystem (HPMS) that embeds common user functions such as the industry’s largest monolithic embedded SRAM memory blocks. These memories provide fast, predictable low latency to time critical embedded applications such as video, embedded graphics functions and real-time Ethernet.

Included in the HPMS is up to 512 KB of Flash memory which allows users to store pertinent system data such as Ethernet MAC IDs, user keys, system configuration and system personalisation data. This feature also enables secure boot functions for industry leading processors by storing secondary boot loaders securely on chip.

In addition, the HPMS integrates two DMA controllers and a two-port memory cache (DDR bridges) to efficiently move data within and in-and-out of IGLOO2 to external DDR3 memories for these embedded time-critical applications.

The IGLOO2 FPGA family claims to deliver the industry’s lowest static power consumption by utilising a unique Flash*Freeze real-time power management mode.

To protect valuable customer IP, the family includes built-in design security for all devices including root-of-trust applications. Additionally, they feature SEU immunity due to the inherently reliable Flash-based FPGA fabric, ideal for safety critical, mission critical and high temperature systems.



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

PolarFire SoC Discovery Kit
ASIC Design Services DSP, Micros & Memory
By offering a user-friendly, feature-rich development kit for embedded processing and compute acceleration, Microchip is making emerging technology more accessible to engineers at all levels.

Read more...
Power efficient mid-range FPGA
ASIC Design Services News
The new imperatives of the intelligent edge – power efficiency, security and reliability – are forcing system architects and design engineers to find new solutions. For the growing number of system designers ...

Read more...
Isolation transformers for high-speed SPE applications
ASIC Design Services Interconnection
Utilising the UWBX patent pending technology, HALO has been able to achieve the high-speed performance needed to meet insertion loss and return loss required for a fully-compliant 2.5GBASE-T1 Ethernet port over single-pair copper cables.

Read more...
MPLAB PICkit 5
ASIC Design Services DSP, Micros & Memory
Microchip Technology’s MPLAB PICkit 5 in-circuit debugger/programmer enables quick prototyping and portable, production-ready programming for all Microchip components, including PIC, dsPIC, AVR, and SAM devices.

Read more...
FPGAs speed up intelligent edge designs
ASIC Design Services Editor's Choice DSP, Micros & Memory
Microchip Technology has added nine new technology- and application-specific solution stacks to its growing collection of mid-range FPGA and SoC support.

Read more...
Updated portable library API
ASIC Design Services DSP, Micros & Memory
The Holt Portable Library API now supports all Holt’s MIL-STD-1553 terminal devices, providing the customer with a layer of abstraction using standardised functions.

Read more...
Successful review for FPGA’s crypto
ASIC Design Services DSP, Micros & Memory
The UK government’s National Cyber Security Centre has reviewed the PolarFire FPGAs, when used with the single-chip crypto design flow, against stringent device-level resiliency requirements.

Read more...
Successful review of PolarFire FPGAs crypto design
ASIC Design Services News
System architects and designers have received acknowledgement of the security of their designs that rely on Microchip Technology’s PolarFire FPGAs.

Read more...
Holt wins premier award
ASIC Design Services News
Holt Integrated Circuits has announced that Raytheon Technologies Corporation, one of the world’s largest defence manufacturers, has recognised Holt with a premier award for performance in 2022 for overall excellence in cost competitiveness.

Read more...
Industry’s most power-efficient mid-range FPGA
ASIC Design Services Edge Computing & IIoT
The additions expand Microchip FPGA’s comprehensive suite of tools and services supporting the PolarFire family of devices, and include the only RISC-V SoC FPGA shipping in volume production.

Read more...