Design Automation


Free DFT tool for XJTAG and Altium users

23 March 2016 Design Automation

XJTAG used the occasion of Embedded World 2016 in Nuremberg, Germany to launch the XJTAG DFT Assistant for Altium Designer. The free software extension significantly increases the DFT (Design for Test) capabilities of the unified schematic capture and PCB design system.

Modern printed circuit boards (PCBs) are increasingly densely populated and access to pins under many packages, such as ball grid array (BGA) or land grid array (LGA), is virtually impossible. This is a major challenge for any test equipment that relies on physical contact to a node or pin. As boundary scan was designed to be the practical solution to this challenge, it has become vitally important to get the boundary scan chain right at the design stage. XJTAG DFT Assistant for Altium Designer helps validate correct boundary scan chain connectivity, through full integration with Altium Designer.

“The XJTAG DFT Assistant for Altium Designer provides engineers with a free, easy to use extension to check if boundary scan chains are correctly connected and terminated at the schematic capture stage, long before the PCB is produced. By detecting and correcting these faults earlier, companies do save both time and money,” commented Simon Payne, CEO of XJTAG. “While the first prototype is being manufactured, XJTAG DFT Assistant allows you to export a preliminary XJTAG project from Altium Designer to the XJTAG development software, where additional tests can be developed. These can then be used to test real hardware as soon as it’s available. This provides a vital new capability to electronic engineers everywhere.”

The DFT Assistant comprises two key elements: the XJTAG Chain Checker and the XJTAG Access Viewer.

XJTAG Chain Checker identifies common errors in a JTAG scan chain, such as incorrectly connected Test Access Ports (TAPs). A single connection error would inhibit an entire scan chain from working; XJTAG Chain Checker identifies connection errors and reports them to the developer during the design process. Incorrectly terminated TAPs are also identified.

XJTAG Access Viewer overlays the extent of boundary scan access onto the schematic diagram, allowing users to instantly see which components are accessible using boundary scan, and where test coverage could be further extended.

XJTAG DFT Assistant for Altium Designer is a free extension downloadable from the Extensions panel.



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

PolarFire SoC Discovery Kit
ASIC Design Services DSP, Micros & Memory
By offering a user-friendly, feature-rich development kit for embedded processing and compute acceleration, Microchip is making emerging technology more accessible to engineers at all levels.

Read more...
New Studio 6 SDK
Design Automation
New Simplicity Studio 6 SDK opens development environment, and opens developers to Series 3.

Read more...
Power efficient mid-range FPGA
ASIC Design Services News
The new imperatives of the intelligent edge – power efficiency, security and reliability – are forcing system architects and design engineers to find new solutions. For the growing number of system designers ...

Read more...
Isolation transformers for high-speed SPE applications
ASIC Design Services Interconnection
Utilising the UWBX patent pending technology, HALO has been able to achieve the high-speed performance needed to meet insertion loss and return loss required for a fully-compliant 2.5GBASE-T1 Ethernet port over single-pair copper cables.

Read more...
MPLAB PICkit 5
ASIC Design Services DSP, Micros & Memory
Microchip Technology’s MPLAB PICkit 5 in-circuit debugger/programmer enables quick prototyping and portable, production-ready programming for all Microchip components, including PIC, dsPIC, AVR, and SAM devices.

Read more...
FPGAs speed up intelligent edge designs
ASIC Design Services Editor's Choice DSP, Micros & Memory
Microchip Technology has added nine new technology- and application-specific solution stacks to its growing collection of mid-range FPGA and SoC support.

Read more...
Updated portable library API
ASIC Design Services DSP, Micros & Memory
The Holt Portable Library API now supports all Holt’s MIL-STD-1553 terminal devices, providing the customer with a layer of abstraction using standardised functions.

Read more...
Successful review for FPGA’s crypto
ASIC Design Services DSP, Micros & Memory
The UK government’s National Cyber Security Centre has reviewed the PolarFire FPGAs, when used with the single-chip crypto design flow, against stringent device-level resiliency requirements.

Read more...
Successful review of PolarFire FPGAs crypto design
ASIC Design Services News
System architects and designers have received acknowledgement of the security of their designs that rely on Microchip Technology’s PolarFire FPGAs.

Read more...
Holt wins premier award
ASIC Design Services News
Holt Integrated Circuits has announced that Raytheon Technologies Corporation, one of the world’s largest defence manufacturers, has recognised Holt with a premier award for performance in 2022 for overall excellence in cost competitiveness.

Read more...