Actel's A500K180 and A500K270 flash-based ProASIC 500K field programmable gate array (FPGA) devices, at 369 000 and 473 000 system gates, respectively, represent the highest density, nonvolatile, single-chip, 'live-at-power-up', reprogrammable solutions on the market. Actel's ProASIC FPGAs make it possible to create high-density systems using existing ASIC or FPGA design flows and tools. The manufacturer says these devices are suited for a range of system-critical applications such as optical networking, advanced avionics and industrial controls, in which instant-on operation is needed to ensure that power-on latency does not compromise system functionality.
Implemented in a standard CMOS logic process, the A500K180 and -270 devices combine low power and flash-based nonvolatility with an ASIC-like architecture. This delivers predictable performance and routing efficiency.
Actel says that, as a programmable device, the ProASIC family reduces time-to-market and minimises design risk and investment, requiring no mask sets or silicon re-spins. Unlike most other PLDs, ProASIC devices operate at very low power, using only one-half of the power consumed by SRAM FPGAs and other PLDs based on look-up tables (LUTs) at the same supply voltage.
The A500K270, the larger of the two devices at 473 000 system gates, offers nearly 27 000 flip-flops and 65 Kb of RAM in 28 blocks of 256 x 9 bits. The 369 000-gate A500K180 offers more than 18 000 flip-flops with 55 Kb of RAM in 24 blocks.
The ProASIC 500K family combines the advantages of ASICs with the benefits of PLDs through its nonvolatile flash technology.
Siemens acquires Canopus AI ASIC Design Services
News
The acquisition extends Siemens’ comprehensive EDA software portfolio with computational metrology and inspection to help chipmakers solve critical technical challenges in semiconductor manufacturing.
Read more...Aligning clocks over large distances ASIC Design Services
Test & Measurement
SkyWire technology from Microchip makes it easier to align and compare clocks within nanoseconds across geographic locations.
Read more...High-accuracy time transfer solution ASIC Design Services
Telecoms, Datacoms, Wireless, IoT
Microchip Technology recently announced the release of the TimeProvider 4500 v3 grandmaster clock (TP4500) designed to deliver sub-nanosecond accuracy for time distribution across 800 km long-haul optical transmission.
Read more...New RT PolarFire device qualifications ASIC Design Services
DSP, Micros & Memory
Microchip expands space-qualified FPGA portfolio with new RT PolarFire device qualifications and SoC availability.
Read more...Siemens’ software selected for verification and validation ASIC Design Services
Design Automation
Siemens Digital Industries Software recently announced that Veloce Strato CS and Veloce proFPGA CS have been deployed at Arm, a longtime user of Veloce, as part of its design flow for Arm Neoverse Compute Subsystems.
Read more...XJTAG launches two new Flash programmers ASIC Design Services
DSP, Micros & Memory
XJTAG has announced XJExpress and XJExpress-FPGA, a pair of Flash programmers perfect for development, debug and in-service applications.
Read more...Siemens unveils groundbreaking Tessent AnalogTest software ASIC Design Services
Design Automation
Siemens Digital Industries Software recently introduced Tessent AnalogTest software - an innovative solution that reduces pattern generation time for analogue circuit tests from months to days.
Read more...Advanced PMIC for high-performance AI applications ASIC Design Services
Power Electronics / Power Management
Microchip Technology has announced the MCP16701, a Power Management Integrated Circuit (PMIC) designed to meet the needs of high-performance MPU and FPGA designers.
Read more...MPLAB PICkit Basic ASIC Design Services
Design Automation
To make its robust programming and debugging capabilities accessible to a wider range of engineers, Microchip Technology has launched the MPLAB PICkit Basic in-circuit debugger.
While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.
printer friendly version