Based on a 0,22 µm process, Actel's new single-chip, in-system programmable ProASICPLUS FPGA family will consist of six devices ranging in density from 150 000 to 1-million system gates. The devices are nonvolatile, live at power up, highly secure and require no separate configuration memory. Additional new features include multiple phase-locked loops (PLLs), support for up to 198 Kb of two-port embedded SRAM and 712 user-configurable I/Os, and improved in-system programmability.
Barry Marsh, vice president, product marketing at Actel says, "A huge market opportunity exists for Actel to directly address those FPGA and ASIC designers looking for the density range, flexibility and nonvolatility they require. Additionally, the ProASICPLUS family's new features, paired with a design security advantage, positions Actel to aggressively penetrate these target markets."
ProASICPLUS devices deliver high performance with system speeds of up to 100 MHz and allow designers to interface between 3,3 and 2,5 V devices in a mixed-voltage environment. The family contains two advanced clock-conditioning blocks, each consisting of a PLL core, delay lines and clock multiplier/dividers. Additionally, two high-speed LVPECL differential input pairs accommodate clock or data inputs. In-system programmability is supported through the IEEE standard 1149.1 JTAG interface.
The ProASICPLUS family is supported by Actel's Designer software, which includes place-and-route, timing analysis and memory generation functionality. Targeting both ASIC and FPGA environments, the devices are also supported by third-party design tools. According to Actel, because the ProASICPLUS devices work equally well with ASIC and FPGA design methodologies, designers can create high-density systems using existing tools and flows.
Advantages
The ProASICPLUS devices offer levels of design security beyond SRAM-based FPGAs and conventional ASIC solutions. These FPGAs are user-programmed with a multi-bit key that blocks external attempts to read or alter the configuration settings.
The first members of the ProASICPLUS family, the APA750 and APA1000, offer 750K and 1-million system gates, respectively. A portable programmer and complete demonstration platform are also available.
For further information, contact Kobus van Rooyen, ASIC Design Services, 011 315 8316, [email protected]
PolarFire SoC Discovery Kit ASIC Design Services
DSP, Micros & Memory
By offering a user-friendly, feature-rich development kit for embedded processing and compute acceleration, Microchip is making emerging technology more accessible to engineers at all levels.
Read more...Power efficient mid-range FPGA ASIC Design Services
News
The new imperatives of the intelligent edge – power efficiency, security and reliability – are forcing system architects and design engineers to find new solutions. For the growing number of system designers ...
Read more...Isolation transformers for high-speed SPE applications ASIC Design Services
Interconnection
Utilising the UWBX patent pending technology, HALO has been able to achieve the high-speed performance needed to meet insertion loss and return loss required for a fully-compliant 2.5GBASE-T1 Ethernet port over single-pair copper cables.
Read more...MPLAB PICkit 5 ASIC Design Services
DSP, Micros & Memory
Microchip Technology’s MPLAB PICkit 5 in-circuit debugger/programmer enables quick prototyping and portable, production-ready programming for all Microchip components, including PIC, dsPIC, AVR, and SAM devices.
Read more...FPGAs speed up intelligent edge designs ASIC Design Services
Editor's Choice DSP, Micros & Memory
Microchip Technology has added nine new technology- and application-specific solution stacks to its growing collection of mid-range FPGA and SoC support.
Read more...Updated portable library API ASIC Design Services
DSP, Micros & Memory
The Holt Portable Library API now supports all Holt’s MIL-STD-1553 terminal devices, providing the customer with a layer of abstraction using standardised functions.
Read more...Successful review for FPGA’s crypto ASIC Design Services
DSP, Micros & Memory
The UK government’s National Cyber Security Centre has reviewed the PolarFire FPGAs, when used with the single-chip crypto design flow, against stringent device-level resiliency requirements.
Read more...Holt wins premier award ASIC Design Services
News
Holt Integrated Circuits has announced that Raytheon Technologies Corporation, one of the world’s largest defence manufacturers, has recognised Holt with a premier award for performance in 2022 for overall excellence in cost competitiveness.
Read more...Industry’s most power-efficient mid-range FPGA ASIC Design Services
Edge Computing & IIoT
The additions expand Microchip FPGA’s comprehensive suite of tools and services supporting the PolarFire family of devices, and include the only RISC-V SoC FPGA shipping in volume production.
printer friendly version