Based on a 0,22 µm process, Actel's new single-chip, in-system programmable ProASICPLUS FPGA family will consist of six devices ranging in density from 150 000 to 1-million system gates. The devices are nonvolatile, live at power up, highly secure and require no separate configuration memory. Additional new features include multiple phase-locked loops (PLLs), support for up to 198 Kb of two-port embedded SRAM and 712 user-configurable I/Os, and improved in-system programmability.
Barry Marsh, vice president, product marketing at Actel says, "A huge market opportunity exists for Actel to directly address those FPGA and ASIC designers looking for the density range, flexibility and nonvolatility they require. Additionally, the ProASICPLUS family's new features, paired with a design security advantage, positions Actel to aggressively penetrate these target markets."
ProASICPLUS devices deliver high performance with system speeds of up to 100 MHz and allow designers to interface between 3,3 and 2,5 V devices in a mixed-voltage environment. The family contains two advanced clock-conditioning blocks, each consisting of a PLL core, delay lines and clock multiplier/dividers. Additionally, two high-speed LVPECL differential input pairs accommodate clock or data inputs. In-system programmability is supported through the IEEE standard 1149.1 JTAG interface.
The ProASICPLUS family is supported by Actel's Designer software, which includes place-and-route, timing analysis and memory generation functionality. Targeting both ASIC and FPGA environments, the devices are also supported by third-party design tools. According to Actel, because the ProASICPLUS devices work equally well with ASIC and FPGA design methodologies, designers can create high-density systems using existing tools and flows.
Advantages
The ProASICPLUS devices offer levels of design security beyond SRAM-based FPGAs and conventional ASIC solutions. These FPGAs are user-programmed with a multi-bit key that blocks external attempts to read or alter the configuration settings.
The first members of the ProASICPLUS family, the APA750 and APA1000, offer 750K and 1-million system gates, respectively. A portable programmer and complete demonstration platform are also available.
For further information, contact Kobus van Rooyen, ASIC Design Services, 011 315 8316, [email protected]
Advanced PMIC for high-performance AI applications ASIC Design Services
Power Electronics / Power Management
Microchip Technology has announced the MCP16701, a Power Management Integrated Circuit (PMIC) designed to meet the needs of high-performance MPU and FPGA designers.
Read more...MPLAB PICkit Basic ASIC Design Services
Design Automation
To make its robust programming and debugging capabilities accessible to a wider range of engineers, Microchip Technology has launched the MPLAB PICkit Basic in-circuit debugger.
Read more...Case Study: Siemens Valor automation solution ASIC Design Services
Editor's Choice Manufacturing / Production Technology, Hardware & Services
Electronics manufacturer BMK used Siemens Valor to enhance accuracy and speed up bill-of-materials quotations.
Read more...Accelerating RF PCB design in a 5G world ASIC Design Services
Editor's Choice Design Automation
Billions of IoT devices coming online in the coming years will require RF design capabilities that support ultra-fast 5G speeds.
Read more...XJLink-PF40 JTAG controller ASIC Design Services
Test & Measurement
XJTAG, a specialist in electronic testing, has released its new XJLink-PF40 JTAG controller together with version 4 of its popular PCB software testing suite.
Read more...Microchip SoC FPGA ASIC Design Services
DSP, Micros & Memory
Microchip Technology introduced the RT PolarFire SoC FPGA, the first real-time Linux capable, RISC-V-based microprocessor subsystem on a proven RT PolarFire FPGA platform.
Read more...Development kit for MIL-STD-1553 dual transceiver ASIC Design Services
Telecoms, Datacoms, Wireless, IoT
Holt Integrated Circuits has announced the introduction of ADK-1592, a development kit designed to help customers interface Holt’s recently announced HI-1592 radiation hardened transceiver.
Read more...Development kit for programmable 16-channel low-side driver ASIC Design Services
DSP, Micros & Memory
Holt Integrated Circuits has announced the introduction of ADK-84216, a development kit designed to demonstrate the features of Holt’s recently announced programmable 16-channel low-side driver, HI-84216.
Read more...Microchip’s RTG4 FPGAs achieve highest space qualification ASIC Design Services
DSP, Micros & Memory
QML Class V is the highest level of qualification for space components, and a necessary step to satisfy mission-assurance requirements on the most critical space missions such as human-rated, deep space, and national security programmes.
While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.
printer friendly version