Actel has announced qualification and availability of its single-chip, 'live-at-power-up' 72 000-gate RT54SX72S antifuse field-programmable gate array (FPGA). Actel also announced that the Defense Supply Center Columbus (DSSC) has approved the RT54SX72S FPGAs. This family is well suited to radiation-intensive applications, such as low-Earth orbiting satellites and deep space probes.
The RTSX-S family is the industry's first FPGA solution built on a foundation of hardened latches, which eliminates the need for software-based triple module redundancy (TMR) and thus maximises the total number of logic gates available to the designer according to the company. These devices offer total ionising dose (TID) performance in excess of 100 Krad; inherent single-event latchup (SEL) immunity; >63MeV-cm2/mg single-event upset (SEU) performance; and hot-swap compliant I/Os and cold-sparing capabilities.
The RT54SX72S has been fully characterised for the effects of TID, SEL and SEU. The RTSX-S family's SEU-hardened latch proved to be impervious to heavy ion upset far beyond the linear energy transfer (LET) threshold goal of >37MeV-cm2/mg; TID performance tested in excess of 100 Krad; and, consistent with all of Actel's radiation-hardened and radiation-tolerant devices, the RT54SX72S has tested immune to destructive heavy ion-induced SEL effects.
The RTSX-S family ranges in density from 32 000 to 72 000 typical gates (16 000 to 36 000 ASIC gates) and offers system performance in excess of 250 MHz. Traditional FPGAs, which do not use hardened latches, force the user to implement TMR using software or a large portion of the device's programmable logic. This process of majority voting, or redundancy, means that two-thirds of the density, or available logic, is consumed for redundancy and is not available for the user's design.
Software support for the RTSX-S family is provided by Actel's Libero integrated design environment.
For further information contact Kobus van Rooyen, ASIC Design Services, 011 315 8316, [email protected]
Siemens acquires Canopus AI ASIC Design Services
News
The acquisition extends Siemens’ comprehensive EDA software portfolio with computational metrology and inspection to help chipmakers solve critical technical challenges in semiconductor manufacturing.
Read more...Aligning clocks over large distances ASIC Design Services
Test & Measurement
SkyWire technology from Microchip makes it easier to align and compare clocks within nanoseconds across geographic locations.
Read more...High-accuracy time transfer solution ASIC Design Services
Telecoms, Datacoms, Wireless, IoT
Microchip Technology recently announced the release of the TimeProvider 4500 v3 grandmaster clock (TP4500) designed to deliver sub-nanosecond accuracy for time distribution across 800 km long-haul optical transmission.
Read more...New RT PolarFire device qualifications ASIC Design Services
DSP, Micros & Memory
Microchip expands space-qualified FPGA portfolio with new RT PolarFire device qualifications and SoC availability.
Read more...Siemens’ software selected for verification and validation ASIC Design Services
Design Automation
Siemens Digital Industries Software recently announced that Veloce Strato CS and Veloce proFPGA CS have been deployed at Arm, a longtime user of Veloce, as part of its design flow for Arm Neoverse Compute Subsystems.
Read more...XJTAG launches two new Flash programmers ASIC Design Services
DSP, Micros & Memory
XJTAG has announced XJExpress and XJExpress-FPGA, a pair of Flash programmers perfect for development, debug and in-service applications.
Read more...Siemens unveils groundbreaking Tessent AnalogTest software ASIC Design Services
Design Automation
Siemens Digital Industries Software recently introduced Tessent AnalogTest software - an innovative solution that reduces pattern generation time for analogue circuit tests from months to days.
Read more...Advanced PMIC for high-performance AI applications ASIC Design Services
Power Electronics / Power Management
Microchip Technology has announced the MCP16701, a Power Management Integrated Circuit (PMIC) designed to meet the needs of high-performance MPU and FPGA designers.
Read more...MPLAB PICkit Basic ASIC Design Services
Design Automation
To make its robust programming and debugging capabilities accessible to a wider range of engineers, Microchip Technology has launched the MPLAB PICkit Basic in-circuit debugger.
While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.
printer friendly version