Actel has significantly enhanced its Designer field-programmable gate array (FPGA) software solution. The new release features two new capabilities - SmartPower, a robust power analysis tool, and Netlist Viewer, a utility that allows designers to display the netlist in a hierarchical manner. These enhancements enable customers to create designs for Actel's next-generation FPGA devices in less time. Additionally, says Actel, the performance of the timing analysis and layout utilities has increased substantially - up to 50% faster on specific customer designs.
The power analysis tool, SmartPower, enables quick identification of power consumption problems within a component and then optimises accordingly. This feature offers a distinct advantage over competitive power analysis tools that estimate the power consumption of overall designs rather than components. SmartPower also enables detailed hierarchical reports of the dynamic power consumption of a design. This includes design level power summary, average switching activities, ambient and junction temperature readings.
The addition of Netlist Viewer allows users to display the netlist in a hierarchical manner, trace signals and explore each level of the design. This assists in meeting area and timing goals and aids in critical path identification. Actel Designer supports established electronic design automation (EDA) standards, such as Verilog/VHDL/EDIF netlist formats. The new Netlist Viewer enables designers to view a graphical representation of the netlist, display the netlist in a hierarchical manner or search for instances, nets and ports.
For more information: Kobus van Rooyen, ASIC Design Services, 011 315 8316, [email protected]
Online sensor technology hub
Analogue, Mixed Signal, LSI
Mouser’s sensor content hub offers an extensive collection of articles, blogs, eBooks, and product information from its technical experts and leading manufacturing partners.
Read more...XJTAG launches two new Flash programmers ASIC Design Services
DSP, Micros & Memory
XJTAG has announced XJExpress and XJExpress-FPGA, a pair of Flash programmers perfect for development, debug and in-service applications.
Read more...Ultra-low power MEMS accelerometer Altron Arrow
Analogue, Mixed Signal, LSI
Analog Devices’ ADXL366 is an ultra-low power, 3-axis MEMS accelerometer that consumes only 0,96 µA at a 100 Hz output data rate and 191 nA when in motion-triggered wake-up mode.
Read more...BT Audio 4 Click board Dizzy Enterprises
Analogue, Mixed Signal, LSI
The BT Audio 4 Click board from MIKROE provides high-quality wireless audio streaming and data comms over Bluetooth.
Read more...Precision MEMS IMU modules Altron Arrow
Analogue, Mixed Signal, LSI
The ADIS16575/ADIS16576/ADIS16577 from Analog Devices are precision, MEMS IMUs that includes a triaxial gyroscope and a triaxial accelerometer.
Read more...MEMS with embedded AI processing Altron Arrow
Analogue, Mixed Signal, LSI
STMicroelectronics has announced an inertial measurement unit that combines sensors tuned for activity tracking and high-g impact measurement into a single, space-saving package.
Read more...Siemens unveils groundbreaking Tessent AnalogTest software ASIC Design Services
Design Automation
Siemens Digital Industries Software recently introduced Tessent AnalogTest software - an innovative solution that reduces pattern generation time for analogue circuit tests from months to days.
Read more...High-performance IMU RS South Africa
Analogue, Mixed Signal, LSI
TDK Corporation has announced availability of the new InvenSense SmartMotion ICM-536xx family of high-performance 6-axis IMUs.
Read more...High-temperature closed-loop MEMS accelerometer RS South Africa
Analogue, Mixed Signal, LSI
This sensor from TDK is a high-temperature MEMS accelerometer with ±14 g input range and a digital interface for measurement while drilling applications.
Read more...Advanced PMIC for high-performance AI applications ASIC Design Services
Power Electronics / Power Management
Microchip Technology has announced the MCP16701, a Power Management Integrated Circuit (PMIC) designed to meet the needs of high-performance MPU and FPGA designers.
While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.
printer friendly version