In a move that extends the reach of its reprogrammable, flash-based ProASICPLUS field-programmable gate array (FPGA) family, Actel has introduced the 75 000-gate APA075. This expands the family to seven devices ranging in density from 75 000 to one million system gates.
The company also unveiled its FlashLock on-chip security feature, which adds another level of design security to the company's flash-based FPGA devices. In addition, Actel says that 20% performance improvements are possible with Actel Designer software and Actel Libero integrated design environment. These improvements target a wider range of application-specific integrated circuit (ASIC) alternative applications.
Design security advantage
Nonvolatile flash FPGAs offer levels of design security beyond conventional SRAM-based FPGAs and ASIC solutions. The ProASICPLUS FPGAs are user programmed with a key, ranging from 79 to 263 bits, that blocks external attempts to read or alter the configuration settings. Actel's on-chip security mechanism, called FlashLock, enables designers to lock the design after programming to prevent unauthorised changes. The FlashLock feature can also be used to thwart common security problems faced by designers using conventional SRAM devices, including overbuilding, cloning, reverse-engineering and denial of service.
Actel's flash-based ProASICPLUS FPGA family offers system speeds of up to 100 MHz and allows designers to seamlessly interface between 3,3 and 2,5 V devices in a mixed-voltage environment. The family contains two advanced clock-conditioning blocks, each consisting of a PLL core, delay lines and clock multiplier/dividers. In-system programmability (ISP) is supported through the IEEE standard 1149.1 JTAG interface.
The APA075 device includes multiple PLLs and support for up to 27 Kb of two-port embedded SRAM and 158 user-configurable I/Os.
Advanced PMIC for high-performance AI applications ASIC Design Services
Power Electronics / Power Management
Microchip Technology has announced the MCP16701, a Power Management Integrated Circuit (PMIC) designed to meet the needs of high-performance MPU and FPGA designers.
Read more...MPLAB PICkit Basic ASIC Design Services
Design Automation
To make its robust programming and debugging capabilities accessible to a wider range of engineers, Microchip Technology has launched the MPLAB PICkit Basic in-circuit debugger.
Read more...Case Study: Siemens Valor automation solution ASIC Design Services
Editor's Choice Manufacturing / Production Technology, Hardware & Services
Electronics manufacturer BMK used Siemens Valor to enhance accuracy and speed up bill-of-materials quotations.
Read more...Accelerating RF PCB design in a 5G world ASIC Design Services
Editor's Choice Design Automation
Billions of IoT devices coming online in the coming years will require RF design capabilities that support ultra-fast 5G speeds.
Read more...XJLink-PF40 JTAG controller ASIC Design Services
Test & Measurement
XJTAG, a specialist in electronic testing, has released its new XJLink-PF40 JTAG controller together with version 4 of its popular PCB software testing suite.
Read more...Microchip SoC FPGA ASIC Design Services
DSP, Micros & Memory
Microchip Technology introduced the RT PolarFire SoC FPGA, the first real-time Linux capable, RISC-V-based microprocessor subsystem on a proven RT PolarFire FPGA platform.
Read more...Development kit for MIL-STD-1553 dual transceiver ASIC Design Services
Telecoms, Datacoms, Wireless, IoT
Holt Integrated Circuits has announced the introduction of ADK-1592, a development kit designed to help customers interface Holt’s recently announced HI-1592 radiation hardened transceiver.
Read more...Development kit for programmable 16-channel low-side driver ASIC Design Services
DSP, Micros & Memory
Holt Integrated Circuits has announced the introduction of ADK-84216, a development kit designed to demonstrate the features of Holt’s recently announced programmable 16-channel low-side driver, HI-84216.
Read more...Microchip’s RTG4 FPGAs achieve highest space qualification ASIC Design Services
DSP, Micros & Memory
QML Class V is the highest level of qualification for space components, and a necessary step to satisfy mission-assurance requirements on the most critical space missions such as human-rated, deep space, and national security programmes.
While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.
printer friendly version