Xilinx recently introduced Vivado ML Editions, the industry’s first FPGA EDA tool suite based on machine learning (ML) optimisation algorithms, as well as advanced team-based design flows for design time and cost savings. Vivado ML Editions delivers 5x faster compile time and quality of results (QoR) improvements on average 10% for complex designs, compared to the current Vivado HLx Editions.
Vivado ML Editions enables ML-based algorithms that accelerate design closure. The technology features ML-based logic optimisation, delay estimation and intelligent design runs, which automates strategies to reduce timing closure iterations.
Xilinx is also introducing the concept of an Abstract Shell, which allows users to define multiple modules within the system to be compiled incrementally and in parallel. This enables an average compile time reduction of 5x, and up to 17x, compared to traditional full system compilation. Abstract Shell also helps protect a customer’s IP by hiding the design details outside of the modules, critical for applications like FPGA-as-a-Service and value-added system integrators.
In addition, Vivado ML Editions improves collaborative design with Vivado IP Integrator, which enables modular design using the new ‘block design container’ feature. This capability promotes a team-based design methodology and allows for a divide-and-conquer strategy to handle large designs with multisite cooperation.
Unique adaptability features like Dynamic Function eXchange (DFX) enable more efficient use of silicon resources by loading custom hardware accelerators, dynamically at runtime over-the-air. With the ability of DFX to load design modules in a few milliseconds, it opens up new use cases such as a car swapping different vision algorithms during processing of a frame, or a genomic analysis swapping different algorithms in real-time as it sequences DNA.
Channel sounding on Bluetooth module Avnet Silica
Telecoms, Datacoms, Wireless, IoT
The latest Bluetooth module from Panasonic Industry provides excellent performance and minimal power consumption.
Read more...STM32CubeIDE for Visual Studio Code
Design Automation
STM32CubeIDE has moved from prerelease to official release marking a milestone in the deployment of STM32CubeIDE for Visual Studio Code.
Read more...Siemens’ software selected for verification and validation ASIC Design Services
Design Automation
Siemens Digital Industries Software recently announced that Veloce Strato CS and Veloce proFPGA CS have been deployed at Arm, a longtime user of Veloce, as part of its design flow for Arm Neoverse Compute Subsystems.
Read more...Enhanced graphics on STM32U3
Design Automation
ST has introduced a new program designed specifically for users working with its mainstream STM32 MCUs, including STM32C0, U0, WBA, and U3 series.
Read more...Microprocessor with integrated NPU Avnet Silica
DSP, Micros & Memory
The RZ/G3E from Renesas is a microprocessor integrated with quad CPU and NPU in one chip, improving power efficiency, reliability, and security.
While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.
printer friendly version