Xilinx recently introduced Vivado ML Editions, the industry’s first FPGA EDA tool suite based on machine learning (ML) optimisation algorithms, as well as advanced team-based design flows for design time and cost savings. Vivado ML Editions delivers 5x faster compile time and quality of results (QoR) improvements on average 10% for complex designs, compared to the current Vivado HLx Editions.
Vivado ML Editions enables ML-based algorithms that accelerate design closure. The technology features ML-based logic optimisation, delay estimation and intelligent design runs, which automates strategies to reduce timing closure iterations.
Xilinx is also introducing the concept of an Abstract Shell, which allows users to define multiple modules within the system to be compiled incrementally and in parallel. This enables an average compile time reduction of 5x, and up to 17x, compared to traditional full system compilation. Abstract Shell also helps protect a customer’s IP by hiding the design details outside of the modules, critical for applications like FPGA-as-a-Service and value-added system integrators.
In addition, Vivado ML Editions improves collaborative design with Vivado IP Integrator, which enables modular design using the new ‘block design container’ feature. This capability promotes a team-based design methodology and allows for a divide-and-conquer strategy to handle large designs with multisite cooperation.
Unique adaptability features like Dynamic Function eXchange (DFX) enable more efficient use of silicon resources by loading custom hardware accelerators, dynamically at runtime over-the-air. With the ability of DFX to load design modules in a few milliseconds, it opens up new use cases such as a car swapping different vision algorithms during processing of a frame, or a genomic analysis swapping different algorithms in real-time as it sequences DNA.
Strategic agreement for eSIM solutions Avnet Silica
Telecoms, Datacoms, Wireless, IoT
This agreement between Avent Silica and Thales covers the latter’s eSIM solutions that are compliant with GSMA SGP.22 and SGP.32 standards.
Read more...ST welcomes STM32Cube AI Studio
Design Automation
STMicroelectronics has introduced STM32Cube AI Studio, a new desktop software environment designed to simplify the deployment of artificial intelligence on STM32 microcontrollers.
Read more...NeoCortec introduces new NeoGW software
Design Automation
This is a powerful multiplatform open-source solution designed to streamline integration between the NeoMesh network and upper-level systems, whether deployed in the cloud or on-premise environments.
Read more...Keil Studio now in VSCode
Design Automation
Keil Studio, Arm’s latest IDE, now integrates embedded development tools directly into Visual Studio Code providing features like seamless industry tool integration, version control, and a CLI for CI workflows.
Read more...Quad-Apollo MxFE reference design
Design Automation
The Quad-Apollo MxFE reference design exemplifies a complete, high-performance platform for every-element direct-RF sampling digital beamforming using Analog Devices’ Apollo mixed-signal front-end technology.
Read more...MIKROE signs multi-year deal with Renesas Dizzy Enterprises
Design Automation
MIKROE has signed a multi-year MCU development tool support deal with Renesas, which commits MIKROE to providing development tools for 500 of Renesas’ most popular MCUs.
Read more...Pulsonix 14.0 advances design
Design Automation
Pulsonix’s latest PCB design software platform further strengthens simulation and brings significant enhancements in mechanical-electrical 3D integration, smarter comparison tools, and enhanced usability features.
Read more...Channel sounding on Bluetooth module Avnet Silica
Telecoms, Datacoms, Wireless, IoT
The latest Bluetooth module from Panasonic Industry provides excellent performance and minimal power consumption.
While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.
printer friendly version