Microchip, via its Microsemi Corporation subsidiary, announced an extension to its Mi-V ecosystem by unveiling the architecture for a new class of SoC FPGAs at the RISC-V Summit during December 2018. The new family combines the low-power, mid-range PolarFire FPGA family with a complete microprocessor subsystem based on the open, royalty-free RISC-V instruction set architecture (ISA).
The new architecture brings real-time deterministic asymmetric multiprocessing (AMP) capability to Linux platforms in a multi-core coherent central processing unit (CPU) cluster. Developed in collaboration with SiFive, it features a flexible 2 MB L2 memory subsystem that can be configured as a cache, scratchpad or a direct access memory. This allows designers to implement deterministic real-time embedded applications simultaneously with a rich operating system for a variety of thermal- and space-constrained applications in collaborative, networked IoT systems.
PolarFire SoC includes extensive debug capabilities including instruction trace, 50 breakpoints, passive run-time configurable Advanced eXtensible Interface (AXI) bus monitors and FPGA fabric monitors, in addition to Microchip’s built-in two-channel logic analyser, SmartDebug.
The architecture includes reliability and security features, such as single error correction and double error detection (SEC-DED) on all memories, physical memory protection, a differential power analysis (DPA)-safe crypto core, defence-grade secure boot and 128 Kb Flash boot memory.
Evaluation and design with PolarFire SoC are supported by the antmicro Renode system modelling platform, which is now integrated with Microchip’s SoftConsole IDE for embedded designs targeting PolarFire SoCs. A PolarFire SoC development kit is also available, consisting of the PolarFire FPGA-enabled HiFive Unleashed Expansion Board and SiFive’s HiFive Unleashed Development Board with its RISC-V microprocessor subsystem.
Development board supports Arduino and ST Morpho Altron Arrow
DSP, Micros & Memory
The Arduino UNO V3 connectivity support and the ST Morpho headers allow the easy expansion of the functionality of the STM32 Nucleo open development platform with a wide choice of specialised shields.
Read more...140 W USB-C PD reference design Altron Arrow
Electronics Technology
The design has a wide input range of 90 to 264 V AC, 50-60 Hz, and supports an output voltage range of 5 to 28 V (USB-PD 3.1 specification).
Read more...RF agile transceiver Altron Arrow
Telecoms, Datacoms, Wireless, IoT
The AD9361S-CSL from Analog Devices is a high performance, highly integrated, RF agile transceiver designed for use in 3G and 4G applications operating up to 6 GHz.
Read more...Industrial on-line UPS improves lead time Altron Arrow
Power Electronics / Power Management
Emerson’s S4KD is an on-line (double conversion) UPS, providing a zero-transfer time from external to internal power during utility power failure, to deliver a seamless flow of power for critical loads.
Read more...Designing a smart wireless industrial sensor Altron Arrow
Editor's Choice Telecoms, Datacoms, Wireless, IoT
This article provides an overview of wireless standards and assesses the suitability of Bluetooth LE, SmartMesh (6LoWPAN over IEEE 802.15.4e), and Thread/Zigbee (6LoWPAN over IEEE 802.15.4) for use in industrial harsh RF environments.
Read more...Digital signal controller evolution Altron Arrow
DSP, Micros & Memory
Built around a 32-bit CPU architecture with a 200 MHz operating speed, the dsPIC33A family’s advanced core includes a Double-Precision Floating-Point Unit and DSP instructions for numerically intensive tasks in many closed-loop control algorithms.
Read more...100 V half-bridge GaN driver Altron Arrow
Power Electronics / Power Management
The LT8418 from Analog Devices is a 100 V half-bridge GaN driver that integrates top and bottom driver stages, driver logic control, and protections.
Read more...Finer dead reckoning for GNSS module Altron Arrow
Telecoms, Datacoms, Wireless, IoT
Teseo-VIC3D module is an easy to use dead-reckoning GNSS standalone module, embedding TeseoIII single-die standalone positioning receiver IC working simultaneously on multiple constellations.