Microchip, via its Microsemi Corporation subsidiary, announced an extension to its Mi-V ecosystem by unveiling the architecture for a new class of SoC FPGAs at the RISC-V Summit during December 2018. The new family combines the low-power, mid-range PolarFire FPGA family with a complete microprocessor subsystem based on the open, royalty-free RISC-V instruction set architecture (ISA).
The new architecture brings real-time deterministic asymmetric multiprocessing (AMP) capability to Linux platforms in a multi-core coherent central processing unit (CPU) cluster. Developed in collaboration with SiFive, it features a flexible 2 MB L2 memory subsystem that can be configured as a cache, scratchpad or a direct access memory. This allows designers to implement deterministic real-time embedded applications simultaneously with a rich operating system for a variety of thermal- and space-constrained applications in collaborative, networked IoT systems.
PolarFire SoC includes extensive debug capabilities including instruction trace, 50 breakpoints, passive run-time configurable Advanced eXtensible Interface (AXI) bus monitors and FPGA fabric monitors, in addition to Microchip’s built-in two-channel logic analyser, SmartDebug.
The architecture includes reliability and security features, such as single error correction and double error detection (SEC-DED) on all memories, physical memory protection, a differential power analysis (DPA)-safe crypto core, defence-grade secure boot and 128 Kb Flash boot memory.
Evaluation and design with PolarFire SoC are supported by the antmicro Renode system modelling platform, which is now integrated with Microchip’s SoftConsole IDE for embedded designs targeting PolarFire SoCs. A PolarFire SoC development kit is also available, consisting of the PolarFire FPGA-enabled HiFive Unleashed Expansion Board and SiFive’s HiFive Unleashed Development Board with its RISC-V microprocessor subsystem.
RF agile transceiver Altron Arrow
Telecoms, Datacoms, Wireless, IoT
The AD9361 is a high performance, highly integrated RF Agile Transceiver designed for use in 3G and 4G base station applications.
Read more...SmartRAID 4300 Series Altron Arrow
DSP, Micros & Memory
Microchip’s disaggregated architecture leverages host CPU and PCIe infrastructure to overcome traditional storage bottlenecks in scalable, secure NVMe RAID storage solutions.
Read more...The evolution of 4D imaging radar Altron Arrow
Telecoms, Datacoms, Wireless, IoT
4D imaging radar is redefining automotive sensing with unmatched precision, scalability and resilience and, as global adoption accelerates, this technology is poised to become a cornerstone of autonomous mobility.
Read more...Bluetooth wireless SoC Altron Arrow
Telecoms, Datacoms, Wireless, IoT
he EFR32BG29 wireless SoC from Silicon Labs is a highly efficient, high memory, low-power, and ultra compact SoC designed for secure and high-performance wireless networking for IoT devices.
Read more...Wi-Fi 6 and Bluetooth LE co-processor Altron Arrow
Telecoms, Datacoms, Wireless, IoT
STMicroelectronics has released its ST67W611M1, a low-power Wi-Fi 6 and Bluetooth LE combo co-processor module.
Read more...1-Wire EEPROM with secure authenticator Altron Arrow
DSP, Micros & Memory
The DS28E54 secure authenticator combines FIPS 202-compliant secure hash algorithm (SHA-3) challenge and response authentication with secured electrically erasable programmable read-only memory.
Read more...The 6 GHz band radio solution Altron Arrow
Telecoms, Datacoms, Wireless, IoT
Analog Devices’ 16 nm transceiver family offers a highly integrated solution for this new frequency band, featuring low power consumption and high performance.
Read more...New clock generator family Altron Arrow
Telecoms, Datacoms, Wireless, IoT
Based on Skyworks’ fifth generation DSPLL and MultiSynth technologies, these devices enable any-frequency, any-output clock generation.
Read more...Dual accelerometers on the same die Altron Arrow
Analogue, Mixed Signal, LSI
The LSM6DSV320X is the first mainstream inertial sensor to house a gyroscope alongside two accelerometers, one capable of sensing up to ±16 g and one sensing up to a staggering ±320 g.
While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.
printer friendly version