Editor's Choice

How to analyse blind via hole failures

27 March 2019 Editor's Choice Manufacturing / Production Technology, Hardware & Services

While the use of blind vias has become fairly common in electronics manufacturing today, inspection of via holes during fabrication is still problematic. This article considers a simple and easy way of assessing blind vias that makes failure analysis easier to perform and produces less controversy.

This technique has been used successfully to complement standard microsections, and in this author’s opinion it is easier to perform. There are of course more advanced methods to be used, but at a price. Producing sections using a focused ion beam is an ideal tool for removing the possibility of damage, but introduces other forms of contamination or feature damage. Such methods are more analytical in their approach and out of the reach of many assemblers and PCB suppliers. Normally these methods are only used when there is a disagreement between a supplier and producer which leads to a potential court case.

It has become common practice to use blind, filled and stacked vias in many portable electronics products. Experience has shown that this method of interconnection is reliable, provided the fabrication process is well defined and controlled.

Through-hole, blind and buried vias can stand up to conventional and lead-free manufacture as the length of the barrel is short. It is, however, still difficult to inspect via locations during the fabrication process, and there is often much debate on the cause of any failure or if a particular via is satisfactory of not. Much of this relates to the contact between capture and the plating, and poor sectioning or etching methods can give different answers.

Unfortunately the IPC-A-600G standard did not address the issue of via assessment when it was last updated and released during 2004, but the recent revisions 600H and 600J do include some guidelines.

Blind and buried vias have been used in the industry for many years. Great experience exists, but very few standards or inspection guidelines exist for a company to reference. Very few users evaluate sample vias before and after thermal shock or focus on the quality control methods used in manufacture.

Producing a microsection is still the most common method of via assessment. Engineers who have learned the procedures of microsectioning will state that it requires a great level of skill and experience to correctly prepare and make an assessment of a blind via. Often the assessment can be debated due to the methods of sectioning and the final etching process used on the copper layers.

Over the last year experience has been gained in using a different approach, or perhaps just coming at the problem from a different angle. Over many years engineers have produced traditional microsections looking at plated through-holes along the length of the barrel. In the case of multilayer boards, if any concerns are seen on barrel plating and inner foil separation, experienced engineers would turn the section around and examine the copper pad connection on half the remaining hole. Basically, one can grind down vertically to obtain a different view.

Figure 1. Typical examples of via connections, not all of which are good.
Figure 1. Typical examples of via connections, not all of which are good.

Examination of blind vias by back grinding

Figure 2. Examples of via and track patterns visible through the PCB. The interconnected solder pads on the top of the board are also visible.
Figure 2. Examples of via and track patterns visible through the PCB. The interconnected solder pads on the top of the board are also visible.

The following procedure may be used to examine blind and stacked via interconnections for routine testing or during failure analysis of a printed circuit board. The illustrations outline the typical procedure and the information that may be obtained from any via.

A section of the board must be cut containing the via or group of via holes under examination. This can be conducted with a rotary diamond saw to minimise damage to the board or flexing thin substrates. Examination of the Gerber files can help to determine the points of interest, provided the fault locations have been determined by electrical test or by using X-ray. The design files can also show other via positions in this layer.

The board section must be cleaned in IPA to remove any surface contamination. This also ensures the mounting resin will adhere correctly during curing. Often if a no-clean flux has been used or the joint areas have been reworked, the amount of flux prevents resin bonding to the surface of the boards, leaving voids in the section.

The section of the board must be marked or a reference diagram/photograph made so that the correct via or vias are always being examined. The board section is then placed in a microsection mould. The position must be such that the back of the via or capture pad is facing down.

The epoxy mix must be poured in slowly to cover and surround the section of the circuit board. The epoxy is simply being used to hold the board during the grinding operation. The section mould must be placed in an air circulated oven and the epoxy allowed to cure. When the epoxy is fully cured it is carefully removed from the mould and the exposed face of the board towards the back of the via hole capture pad must be ground.

Grinding can be conducted initially using a 400 grit paper, then reducing to a 600 grit paper to slow down the epoxy removal rate. Scratches are not really an issue in this procedure, but control of the depth is more important. When approaching the back side of the capture pad, finer paper must be used to stop the copper trace and pad from being mechanically ripped from the resin.

Figure 3. A via separated in the copper barrel and the capture pad.
Figure 3. A via separated in the copper barrel and the capture pad.

The depth of grinding must be checked regularly with a microscope or 20x eye glass to determine when the pad surface is near. Ideally the objective is to reach the base copper foil surface or the epoxy layer just below the copper track and pad. With care, and by keeping the section flat, it should be possible to examine more than one via interconnection using this technique.

If more than one via can be examined, then a better understanding of the quality of the interconnection and general fabrication process can be made. If this technique is only being used for failure analysis of a specific via, other vias can be examined first without disturbing the via in question. They allow an engineer unfamiliar with the technique to practice on pad and via separation.

When the section to the base of the copper foil has been ground, it must be placed under a microscope and the track end connected to the capture pad must be lightly probed. The track must then be peeled from the surface of the epoxy. If, during grinding, the copper surface is not reached, far more strain will be put on the track and copper pad during peeling.

With experience, an operator will be able to tell by the colour change when not covered in resin. Remember that the copper foil at this point may be just a few microns thick. When the copper track is peeled back, the capture pad will also be separated from the base of the plated via if there is intermittent bonding.

The track and connected pad can now be placed in a sealed container for future examination, and the section can be placed in another sealed container. Correct storage of the samples prevents any debris from falling on the two surfaces and possibly confusing any future analysis.

Both of the mating surfaces of the blind via that have been separated can be carefully examined. Initial examination is conducted with a high magnification microscope to look at the previously mating surfaces. It should be possible to compare the surface of each and show how they have separated, if the copper plating to the pad was defective or not. The two surfaces should have features that match like two jigsaw pieces.

Using an SEM (scanning electron microscope), images can be taken of both mating surfaces. A mechanical break between two copper surfaces should provide a distinctive pattern, allowing comparison on both surfaces. If the vias were correctly formed with a sound metallurgical bond but failed due to assembly or rework conditions, a hard, brittle copper fracture would be noted. If the quality of the plating, hole and pad surface preparation was poor, then surface analysis on an SEM should be able to identify and characterise the surface. It could then be compared with the surrounding materials.

Figure 4. SEM images showing the surface of a capture pad (left) after separation from the bottom of a blind via (right).
Figure 4. SEM images showing the surface of a capture pad (left) after separation from the bottom of a blind via (right).

SEM images in Figure 4 show the surface of a 0,5 mm capture pad (left) after separation from the bottom of the 0,25 mm blind via (right). There is no evidence of a fractured surface, suggesting that a true bond could not have formed during the blind via plating process. Although no measurement of the force to remove the capture pad has been made, the bond was noticeably weaker than pads of the same size on known good vias.

For more information visit www.bobwillis.co.uk

Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

What place is there for electronics in horticulture/agriculture?
29 April 2020, Technews Publishing, OSRAM Opto Semiconductor SA, Altron Arrow , Editor's Choice
Dataweek takes a look at what place there is for electronics in horticulture and agriculture, what roles they are serving and what their uptake is in the South African market.

AREI’s plans for 2020
29 January 2020 , Editor's Choice, News
Erich Nast, chairman of AREI, discusses what the association’s plans are to tackle the challenges and opportunities that lie ahead.

Check out Dataweek’s new-look website
29 January 2020, Technews Publishing , Editor's Choice, News
Our technical design elves have been locked away in our basement for months, improving the visual design and functionality of the Dataweek website.

V2X: The future of vehicle communications
29 January 2020, Avnet South Africa , Editor's Choice, Telecoms, Datacoms, Wireless, IoT
A recent report by Juniper Research forecasts that more than 62 million vehicles will be capable of vehicle-to-vehicle communication by 2023; up from just over 1,1 million in 2019.

High-performance IoT SoCs with dual processors
29 January 2020, RF Design , Telecoms, Datacoms, Wireless, IoT, Editor's Choice
Nordic Semiconductor’s new nRF5340 high-end multiprotocol system-on-chip (SoC) is the first member of its next generation of nRF5 Series SoCs. The nRF5340 builds on Nordic’s proven and globally adopted ...

Low-noise electronic circuitry enables low-intensity light detection
29 January 2020, Vepac Electronics , Editor's Choice, Power Electronics / Power Management
When it comes to low-intensity light detection, performance requirements often lead to selecting devices with greater sensitivity than common photodiodes or even charge coupled devices (CCDs).

What differentiates EMS companies
EMP 2020 Electronics Manufacturing & Production Handbook, Omnigo , Editor's Choice, Manufacturing / Production Technology, Hardware & Services
One of the major factors that differentiate electronics manufacturers from each other is the quality of the product that they deliver to the client and the time frame that they deliver the product within.

How to use spot mask for wave soldering and conformal coating
EMP 2020 Electronics Manufacturing & Production Handbook, Testerion , Editor's Choice, Manufacturing / Production Technology, Hardware & Services
Mask is applied over the open through-holes on a circuit board in the wave soldering process to make sure they stay open. This is necessary because without mask, any contact area on the bottom of the PCB will be fluxed and subsequently soldered.

Next-gen UV cure conformal coatings increase performance and speed up production
EMP 2020 Electronics Manufacturing & Production Handbook, Vepac Electronics , Editor's Choice, Manufacturing / Production Technology, Hardware & Services
Electronic circuits are becoming ubiquitous in modern life. Everywhere one looks, more and more processes that were once isolated and manual in nature, are being automated and now connected as the Internet ...

Implementation of environmentally sound cleaning
EMP 2020 Electronics Manufacturing & Production Handbook, Quamba Technologies , Editor's Choice, Manufacturing / Production Technology, Hardware & Services
The number of cleaning machines to be acquired was estimated based on the substrate surface that would need to be cleaned in the course of one year, adding a safety margin of 30%.