Design Automation


Co-verification tool using VxSim on Windows NT

25 October 2000 Design Automation

Innoveda has announced Windows NT-based software that couples VxSim, a host-compiled RTOS emulation tool from Wind River Systems, with Innoveda's V-CPU co-verification tool. The combination of V-CPU 'Implicit Access' technology for host-compiled programs with VxSim makes this solution unique and applicable for high-level firmware verification. It enables users to run all levels of system software including application code and software IP with a co-verification tool. This software now runs on Windows NT 4.0, HP-UX and Sun Solaris platforms.

V-CPU executing with VxSim enables embedded system designers to begin full system testing earlier in the design process and speeds product development. A licence for the V-CPU RTOS support package with VxSim is available immediately. A V-CPU licence also is required. A VxSim licence is available from Wind River.

"Innoveda and Wind River collaborated on the port in response to many software engineers who use Windows NT on their desktops," said Steven Anderson, Product Marketing Manager at Innoveda. "Embedded system software developers using V-CPU with VxSim on Windows NT can shave weeks or months off tight product development schedules. This new port brings the fastest software execution environment for RTOS code to the popular NT platform and provides links to hardware models for early system integration testing without requiring users to modify their code."

Productivity gains

Innoveda says that for software engineers, V-CPU coupled with VxSim provides early access to a virtual prototype of their target hardware, so they can run their embedded system software. It features a complete Wind River Tornado development environment on the host workstation and provides automated launching of the simulated target hardware. The tool enables high-speed software execution environment that can be linked to many popular processor models for system integration testing. Memory and register accesses to the simulated hardware require no changes to the source code. This integration allows software engineers to run all levels of their system software including software IP, hardware driver code and application code that rely on the underlying RTOS.

The V-CPU combined with VxSim for hardware engineers provides a complete hardware debug environment using existing Verilog and VHDL logic simulation tools. It enables true system simulation using stimulus from embedded system software instead of contrived testbenches. It also features record and playback of bus cycles for debug and regression testing and can be configured for any processor using bus functional models from such vendors as Motorola, ARM and QED. The integration of Bus Functional Models (BFMs) can be performed by the user or through off-the-shelf models provided by Innoveda. Innoveda also provides consulting services to do the BFM integrations.

Viewlogic is represented in South Africa by ASIC Design Services.



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

ST’s graphical no-code design software
Design Automation
MEMS-Studio is a complete desktop software solution designed to develop embedded AI features, evaluate embedded libraries, analyse data, and design no-code algorithms for the entire portfolio of ST’s MEMS sensors.

Read more...
PolarFire SoC FPGAs achieve AEC-Q100 qualification
ASIC Design Services DSP, Micros & Memory
Microchip Technology’s PolarFire SoC FPGAs have earned the Automotive Electronics Council AEC-Q100 qualification.

Read more...
LibGSM – A powerful, modular GSM library
eiTech Systems Design Automation
Whether you are building SMS, MQTT, HTTP or other GSM-based applications, eiTech’s LibGSM library helps streamline development with its carefully structured design.

Read more...
NECTO Studio V7.2 IDE with code assistant
Design Automation
MIKROE recently announced that NECTO Studio 7.2 IDE now includes NECTO Code Assistant, an AI tool that enables users to create code for multi-Click projects.

Read more...
MPLAB unified compiler licenses
Design Automation
Offering an efficient way to manage multiple licenses, Microchip Technology has launched MPLAB XC unified compiler licenses for its MPLAB XC8, XC16, XC-DSC and XC32 C compilers.

Read more...
MPLAB PICkit Basic
ASIC Design Services Design Automation
To make its robust programming and debugging capabilities accessible to a wider range of engineers, Microchip Technology has launched the MPLAB PICkit Basic in-circuit debugger.

Read more...
Case Study: Siemens Valor automation solution
ASIC Design Services Editor's Choice Manufacturing / Production Technology, Hardware & Services
Electronics manufacturer BMK used Siemens Valor to enhance accuracy and speed up bill-of-materials quotations.

Read more...
Accelerating RF PCB design in a 5G world
ASIC Design Services Editor's Choice Design Automation
Billions of IoT devices coming online in the coming years will require RF design capabilities that support ultra-fast 5G speeds.

Read more...
XJLink-PF40 JTAG controller
ASIC Design Services Test & Measurement
XJTAG, a specialist in electronic testing, has released its new XJLink-PF40 JTAG controller together with version 4 of its popular PCB software testing suite.

Read more...
NECTO Studio has been updated
Design Automation
NECTO Studio V7.1 IDE from MIKROE now includes full programmer and debug support for Microchip tools and also adds support for Microchip’s SAM MCU and STMicroelectronics’ STM32L4 series of ultra-low-power MCUs.

Read more...