Design Automation


Enhanced software enables 'debug-centric' verification

19 May 2004 Design Automation

Synplicity has enhanced its Identify RTL debugging software with new features to extend its capabilities for FPGA and ASIC prototype hardware debugging. According to the company, the Identify 2.0 software now features a fast and safe incremental flow for Xilinx FPGAs that allows designers to first debug specific signals in their hardware and then change those signals in a matter of minutes, thereby enabling a realtime, debug-centric verification approach.

This new RTL incremental flow allows the available signals for incremental debug to be automatically correlated back to the original RTL source code, taking the guesswork out of FPGA hardware debugging. This latest software also includes support for multiple sample clock views in a single debugger and an improved user interface with a debug project manager, making the tool able to handle complex designs in a more manageable way.

One of the biggest problems with existing hardware debugging solutions is that when designers are not able to find the source of errors, they are forced to run multiple iterations of synthesis and debug insertion. This problem exists because it is difficult for designers to find errors in the post place and route netlist, often because the signal names have changed and there is no way to associate them back to the original RTL source. Because designers are forced to resynthesize the design and go through place and route again, several hours are added to every debug iteration.

"FPGA designers have a huge advantage due to the ability to switch to hardware-based verification early," said Ken McElvain, chief technical officer, Synplicity. "The rapid increase in FPGA design size and complexity has threatened the productivity advantage of FPGA hardware-based verification by increasing the debug cycle time and making it harder to correlate post-synthesis signals with the original RTL design. With Identify 2.0 software designers have RTL visibility into hardware and fast incremental change in the signals that are monitored, avoiding place and route cycles in design debug. This efficient debug-centric verification flow will yield a significant advantage for both ASIC prototypers and FPGA designers who are trying to reach their markets quickly."

The latest version of the Identify 2.0 software also includes a multiple sample clock feature and an improved user interface. Both the instrumentor and debugger software are now available for Redhat Linux 7.2, 7.3 and 8.0 as well as Windows 2000 and XP Professional platforms. The instrumentor software is also available on Solaris 7, 8, and 9 platforms.

For more information contact Franco Giangregorio, Parsec, 012 349 2282, [email protected]



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

Siemens streamlines design of integrated 3D ICs
Design Automation
Siemens Digital Industries Software recently introduced two new solutions to its EDA portfolio.

Read more...
Webinar: Designing in a connected environment
Design Automation
With Altium Designer and its data management platform, the team will always be up to date with the latest design documents and be able to comment on schematic, PCB, BOM and assembly drawings.

Read more...
ST’s graphical no-code design software
Design Automation
MEMS-Studio is a complete desktop software solution designed to develop embedded AI features, evaluate embedded libraries, analyse data, and design no-code algorithms for the entire portfolio of ST’s MEMS sensors.

Read more...
LibGSM – A powerful, modular GSM library
eiTech Systems Design Automation
Whether you are building SMS, MQTT, HTTP or other GSM-based applications, eiTech’s LibGSM library helps streamline development with its carefully structured design.

Read more...
NECTO Studio V7.2 IDE with code assistant
Design Automation
MIKROE recently announced that NECTO Studio 7.2 IDE now includes NECTO Code Assistant, an AI tool that enables users to create code for multi-Click projects.

Read more...
MPLAB unified compiler licenses
Design Automation
Offering an efficient way to manage multiple licenses, Microchip Technology has launched MPLAB XC unified compiler licenses for its MPLAB XC8, XC16, XC-DSC and XC32 C compilers.

Read more...
Tactical navigation system
Etion Create Telecoms, Datacoms, Wireless, IoT
Etion Create’s CheetahNAV Compact is a versatile tactical navigation system designed for security services, emergency services, and light all-terrain vehicles (ATVs) using offline navigation maps.

Read more...
MPLAB PICkit Basic
ASIC Design Services Design Automation
To make its robust programming and debugging capabilities accessible to a wider range of engineers, Microchip Technology has launched the MPLAB PICkit Basic in-circuit debugger.

Read more...
Strategic merger: Etion Create and Nanoteq
Etion Create News
Reunert has announced the successful merger of two business units within the Applied Electronics Segment, namely Etion Create and Nanoteq, effective 1 October 2024.

Read more...
Accelerating RF PCB design in a 5G world
ASIC Design Services Editor's Choice Design Automation
Billions of IoT devices coming online in the coming years will require RF design capabilities that support ultra-fast 5G speeds.

Read more...









While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.




© Technews Publishing (Pty) Ltd | All Rights Reserved