DSP, Micros & Memory


Blackfin processor: high performance for networking and digital imaging

30 June 2004 DSP, Micros & Memory

Analog Devices' most advanced 16-bit DSP core architecture is at the heart of the Blackfin processor. This core, a joint development between ADI and Intel, has three primary objectives which are: high performance; dynamic power management; and ease of use.

Blackfin processor system environment
Blackfin processor system environment

The Blackfin is targeted at applications like: automotive; broadband access; central office/network switch; digital imaging; GPS; industrial signal processing; instrumentation/telemetry; Internet appliances; POS terminals; etc.

The Blackfin processor's core performance and architectural partitioning allows for development of a complete, high performance DSP system that could incorporate either ADI's VisualDSP Kernel (VDK) RTOS or many other industry recognised realtime operating systems - all within a single processor environment. Low latency realtime DSP code can be run on the Blackfin processor and enhanced by using the expandability and flexibility of VisualDSP Component Software Engineering (VCSE) capabilities. This is offered in VisualDSP++ for Blackfin processors. Additionally, higher latency control tasks can be simultaneously scheduled and executed, allowing the Blackfin processor to be at the heart of many embedded systems.

Memory optimised and configurable

The Blackfin processor core is a highly parallel, fully interlocked pipeline architecture that allows users to achieve the most work possible per cycle. To complement this, it uses a very powerful and flexible L1 and L2 memory hierarchy. Both L1 instruction and data memories can be dynamically configured as SRAM, cache, or a combination of both - all depending on how the processor core is to be used for the given task. Blackfin processors can also include an integrated, unified instruction and data L2 SRAM for larger storage needs. Both the L1 and L2 memories are dual-ported so that information can be simultaneously incoming and outgoing for maximum throughput with minimal core processor impact.

Blackfin processor memory hierarchy
Blackfin processor memory hierarchy

These processors also use Dynamic Power Management that controls critical power consumption and performance parameters. It allows designers to fully optimise the design for the intended application. They are designed to achieve the most work per cycle to maximise the computational processing power per required mW. Applications may independently vary both frequency of operation and voltage of operation of the processor core, resulting in significantly lower overall power consumption.

System integration

The ADSP-BF535 is a highly integrated system-on-a-chip (SoC) solution intended for next generation digital communication and connected media applications. By combining industry-standard communication interfaces with a high performance processor core, OEMs can develop cost-effective solutions quickly and effectively without the need for costly external components. System peripherals include UARTs, SPIs, serial ports, general-purpose timers, a realtime clock, watchdog timer, USB device, and PCI bus interfaces for further peripheral expansion. Other Blackfins include the 750 MHz ADSP-BF533 and the ADSP-BF561 which integrates two Blackfin cores.

Support tools

Blackfin processors are supported by ADI's Crosscore development tools, which include the industry-leading VisualDSP++ development environment, evaluation kits, and emulators. The VisualDSP++ environment consists of a full range of tools such as a C/C++ compiler, linker, debugger, simulator, statistical profiling, and the VisualDSP++ kernel. The EZ-KIT Lite evaluation system helps begin application development. ADI emulators, among other tasks, allow one to load code, set breakpoints, observe variables, observe memory, and examine registers. ADI also has a large third-party development community - the DSP Collaborative - supporting signal processing applications.





Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

High performance SDR design considerations
RFiber Solutions Editor's Choice DSP, Micros & Memory
As the spectrum gets increasingly crowded, and adversaries more capable, the task of examining wide bands and making sense of it all, while not missing anything, gets harder.

Read more...
Direct RF converters and FPGAs boost EW applications
RFiber Solutions DSP, Micros & Memory
The latest boost to electronic warfare designs comes from emerging FPGA architectures that combine advanced RF converters and high-performance processing engines in a single package.

Read more...
1-Wire EEPROM with secure authenticator
Altron Arrow DSP, Micros & Memory
The DS28E54 secure authenticator combines FIPS 202-compliant secure hash algorithm (SHA-3) challenge and response authentication with secured electrically erasable programmable read-only memory.

Read more...
Microchip enhances digital signal controller lineup
Future Electronics DSP, Micros & Memory
Microchip Technology has added the dsPIC33AK512MPS512 and dsPIC33AK512MC510 Digital Signal Controller families to its dsPIC33A DSC product line.

Read more...
MCX C Series development board
Avnet Silica DSP, Micros & Memory
The FRDM-MCXC444 is a compact and scalable development board for rapid prototyping of MCX C444 MCU from NXP Semiconductors.

Read more...
Redefining entry-level MCUs
NuVision Electronics DSP, Micros & Memory
The company positions the GD32C231 series as a ‘high-performance entry-level’ solution designed to offer more competitive options for multiple applications.

Read more...
Microchip enhances TrustMANAGER platform
Altron Arrow DSP, Micros & Memory
Firmware over-the-air updates and remote cryptographic key management provide scalable solutions for addressing IoT security challenges.

Read more...
MCU for low-power, IoT applications
NuVision Electronics DSP, Micros & Memory
Silicon Labs recently announced the PG26, a general-purpose microcontroller with a dedicated matrix vector processor to enhance AI/ML hardware accelerator speeds.

Read more...
EEPROMs for industrial and military markets
Vepac Electronics DSP, Micros & Memory
Designed to ensure the data retention and the secure and safe boot of digital systems, the memory product line includes small and medium density EEPROMs from 16 kb to 1 Mb.

Read more...
PLCnext – Open, IIoT-ready industrial platform
IOT Electronics DSP, Micros & Memory
PLCnext can be used alongside an existing PLC system, collecting control system data via EtherNet/IP, PROFINET, or MODBUS, and can push this information to a cloud instance.

Read more...









While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.




© Technews Publishing (Pty) Ltd | All Rights Reserved