Atmel's new AT89LP family, based on a single-cycle 8051 core, is 12 times faster than the standard 8051 core, according to the company. These devices are optimised for applications that require low power consumption and at the same time high performance at low cost. A wide operating voltage range of 2,0 V to 5,5 V is offered to accommodate power management, white goods and battery-operated applications.
As the company explains, the AT89LP CPU requires only one clock cycle for every byte fetch, whereas the classic 8051 CPU requires 12 clock cycles for every byte fetch. The AT89LP core is capable of 20 MIPS throughput at 20 MHz clock frequency. In comparison, the classic 8051 architecture delivers less than 2 MIPS at 20 MHz. Conversely, at the same MIPS throughput as the classic 8051, the new AT89LP core runs at a much lower clock frequency, thereby reducing power consumption by 85%.
Binary compatibility with the standard 8051 instruction set allows designers to easily migrate from multiclock cycle 8051 devices to the AT89LP series, and so easily upgrade their application's performance without a costly and time-consuming redesign. The family of devices offers designers an opportunity to achieve higher speed, or significantly reduce power consumption while maintaining software and hardware compatibility. They can also help designers to solve EMC issues by reducing operating frequency.
The AT89LP family consists of devices with 2 to 64 Kbytes of ISP Flash memory, and is available in a variety of pin options, from 14, 20, 28 and 44. They include on-chip DataFlash, 10-bit ADC, analog comparator, pulse width modulators, programmable watchdog timer, enhanced UART, internal RC oscillator. Such functions are ideally suited for power management, motor control and industrial control applications.
Memory for asset tracking Altron Arrow
DSP, Micros & Memory
The Page EEPROM, ST’s latest memory, has been designed for efficient datalogging and fast firmware upload/download in battery-operated devices.
Read more...Engineered for high-reliability applications Future Electronics
DSP, Micros & Memory
The MCX E series of Arm Cortex-M4F and Arm Cortex-M7 microcontrollers from NXP are engineered for demanding industrial and IoT environments.
Read more...NXP’s development platform guide
DSP, Micros & Memory
Choosing between the FRDM i.MX 93, FRDM i.MX 91 and FRDM i.MX 91S development platforms can be intimidating, but once designers understand how each platform aligns with their application’s requirements, the decision becomes straightforward.
Read more...XJTAG launches two new Flash programmers ASIC Design Services
DSP, Micros & Memory
XJTAG has announced XJExpress and XJExpress-FPGA, a pair of Flash programmers perfect for development, debug and in-service applications.
Read more...Processor offers competitive solution for advanced HMIs Future Electronics
DSP, Micros & Memory
The new RZ/A3M microprocessor from Renesas features 128 Mbytes of fast DDR3L DRAM memory for system cost reduction, and supports 1280 x 800 px video resolution at a rate of 30 frames/s.
Read more...ESP32-C6 achieves PSA-L2 iCorp Technologies
DSP, Micros & Memory
Espressif Systems recently announced that its ESP32-C6 microcontroller has achieved PSA Certified Level 2 (PSA-L2) security certification, making it the first RISC-V-based MCU to reach this level.
Read more...Microprocessor with integrated NPU Avnet Silica
DSP, Micros & Memory
The RZ/G3E from Renesas is a microprocessor integrated with quad CPU and NPU in one chip, improving power efficiency, reliability, and security.
Read more...Dual-core support in NECTO Studio
DSP, Micros & Memory
MIKROE recently announced that version 7.3.0 of its NECTO Studio Integrated Development Environment now supports dual-core MCUs, allowing designers to program and debug each core independently.
Read more...Post Quantum Cryptographic firmware library
DSP, Micros & Memory
The STM32 post-quantum cryptographic library enables developers to satisfy application requirements for any combination of data integrity, confidentiality, identification/authentication, and nonrepudiation.
While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.
printer friendly version