Maxim has introduced the DS28CN01, a new highly integrated secure memory device. The DS28CN01 provides bidirectional challenge-and-response authentication protection by using the internationally recognised SHA-1 (secure hash algorithm) cryptographic algorithm. A 1 Kbit EEPROM array and associated command set ensure tamper-proof storage of data written to the integrated non-volatile data array. Each EEPROM page is protected against data modification by the SHA-1 algorithm, and also includes programmable write protection and EPROM/OTP (one-time-programmable) emulation modes.
The DS28CN01 is suitable for a broad range of cost-sensitive end equipment in which intellectual property needs to be protected and/or equipment features need to be securely controlled, such as network routers/switches, notebook PC battery packs, laser and inkjet printer cartridges and GPS navigators. Within such applications, the DS28CN01 is used for managing reference designs, protecting intellectual property, securing system settings, tracking the expiration of consumables, as well as authenticating systems, board-level designs, accessories and peripherals.
Every DS28CN01 has a guaranteed unique, factory-programmed, read-only memory (ROM), 64-bit ID number that can be used for a variety of system-level functions including unique electronic serialisation of equipment and network-node identification. The 64-bit ROM ID also serves as an integral element in the device's overall secure functionality as a dynamic variable within the SHA-1 computation.
Communication with the DS28CN01 is accomplished through an industry-standard, 400 kHz I C/SMBus-compatible interface that includes a programmable bus timeout feature to reset the interface if a bus-lockup fault condition is detected. The DS28CN01 operates from 1,8 V to 5 V over the -40°C to +85°C industrial temperature range and is packaged in an 8-pin microSOP.
ESP32-C6 achieves PSA-L2 iCorp Technologies
DSP, Micros & Memory
Espressif Systems recently announced that its ESP32-C6 microcontroller has achieved PSA Certified Level 2 (PSA-L2) security certification, making it the first RISC-V-based MCU to reach this level.
Read more...Microprocessor with integrated NPU Avnet Silica
DSP, Micros & Memory
The RZ/G3E from Renesas is a microprocessor integrated with quad CPU and NPU in one chip, improving power efficiency, reliability, and security.
Read more...Dual-core support in NECTO Studio
DSP, Micros & Memory
MIKROE recently announced that version 7.3.0 of its NECTO Studio Integrated Development Environment now supports dual-core MCUs, allowing designers to program and debug each core independently.
Read more...Post Quantum Cryptographic firmware library
DSP, Micros & Memory
The STM32 post-quantum cryptographic library enables developers to satisfy application requirements for any combination of data integrity, confidentiality, identification/authentication, and nonrepudiation.
Read more...MultiVolt series of oscillators Future Electronics
DSP, Micros & Memory
The ECS-3225MVQ from ECS Inc. is a compact, quartz-based MultiVolt oscillator designed for precision timing in automotive, industrial, and portable electronic systems.
Read more...NeoMesh on LoRa CST Electronics
Telecoms, Datacoms, Wireless, IoT
Thomas Steen Halkier, CEO of NeoCortec, recently gave a keynote speech where he spoke about “NeoMesh on LoRa: Bringing true mesh networking to the LoRa PHY”.
Read more...Drive innovation with AURIX TriCore MCUs Future Electronics
DSP, Micros & Memory
Infineon’s AURIX TriCore family balances safety, performance, and energy efficiency to offer a scalable and future-ready portfolio.
Read more...Elevate your motor control designs EBV Electrolink
DSP, Micros & Memory
Built on an Arm Cortex-M33 core running up to 180 MHz, the MCX A34 family combines high-performance math acceleration and advanced motor control subsystems to unlock efficient motor drive solutions.
While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.
printer friendly version