Lattice Semiconductor has developed a low power XAUI/HiGig/HiGig+ to SPI4.2 programmable fabric interface chip (FIC) solution implemented in its LatticeSCM FPGAs.
The solution, which utilises the LatticeSCM device's System Packet Interface Level 4 Phase 2 (SPI4.2) hard IP capability, and includes Lattice's 10 Gigabit Ethernet media access controller (MAC) soft IP core and the XAUI/HiGig/HiGig+ to SPI4.2 bridge design, provides a high-performance interface between the SERDES-based XAUI standard, used in 10G Ethernet networks, and SPI4.2, a popular parallel bus interface used by network processor unit (NPU) devices. When implemented in a LatticeSCM-15E FPGA packaged in a 256 fine pitch ball grid array (fpBGA) package, the bridge solution requires only 17 mm x 17 mm on a printed circuit board while consuming only 2,5 W of power.
In support of the bridge functionality, the LatticeSCM devices include from 4- to 32-channels of high-speed SERDES capable of supporting data rates from 600 Mbps to 3,8 Gbps. The flexiPCS Physical Coding Sublayer block embedded in the devices supports an array of popular communications data protocols, including Gigabit Ethernet, Fibre Channel, 10 Gigabit Ethernet (XAUI), PCI Express, Serial RapidIO and SONET/SDH.
As noted above, the LatticeSCM family also includes fully compliant embedded SPI4.2 controllers implemented in Lattice's low power masked array for cost optimisation (MACO) structured ASIC technology. The combination of these features, along with the LatticeSCM device's high-speed FPGA fabric and PURESPEED I/O technology, provides a platform for a variety of Ethernet Service Card applications.
The LatticeSCM family, as well as the LatticeSC family, which does not support MACO functionality but is otherwise identical, provides five logic density points between 15K and 115K LUTs. Embedded memory capacity ranges from 1 to 7,8 Megabits of dual-port block RAM with general-purpose 2 Gbps PURESPEED I/O ranging from 139 to 942 I/O. Each device features 8 analog PLLs and 12 digital DLLs for optimum clock flexibility.
NXP has expanded its MCX A Series Altron Arrow
AI & ML
NXP has significantly expanded its MCX A Series of Arm Cortex-M33 microcontrollers, doubling the portfolio with six new families aimed at industrial and IoT edge applications.
Read more...Exploring Bluetooth Channel Sounding Altron Arrow
Telecoms, Datacoms, Wireless, IoT
NXP has enabled BCS on the MCX W72 multi-protocol wireless MCU, which supports Bluetooth Low Energy 6.0, Thread, Zigbee, and Matter.
Read more...Dual-band Wi-Fi 6 companion module Altron Arrow
Telecoms, Datacoms, Wireless, IoT
The SimpleLink Wi-Fi CC33xx family of devices from Texas Instruments are dual-band Wi-Fi 6 companion modules enabling engineers to connect more applications with confidence.
Read more...High-performance linear regulator Altron Arrow
Power Electronics / Power Management
The TI TPS7A57-Q1 is an automotive-grade, high-performance low-dropout linear regulator, engineered for precision power delivery in noise-sensitive systems.
Read more...Quad RF ADC/DAC for wideband transceiver design Altron Arrow
DSP, Micros & Memory
The AD9084 from Analog Devices integrates a quad 16-bit RF digital-to-analogue converter with a maximum sampling rate of 28 GSPS and a quad 12-bit RF analogue-to-digital converter.
Read more...Collaboration to explore 10BASE-T1S SPE Altron Arrow
Telecoms, Datacoms, Wireless, IoT
The collaboration between Microchip and Hyundai aims to evaluate and promote the adoption of advanced in-vehicle network technologies leveraging each company’s strengths.
Read more...High-performance processing for cost-aware industrial IoT Altron Arrow
DSP, Micros & Memory
STMicroelectronics has expanded its industrial processing portfolio with the new STM32MP2 series, a family of application microprocessors designed to deliver higher performance, advanced security and long-term reliability for cost-sensitive industrial IoT systems.
Read more...Compact, durable and wideband wireless performance Altron Arrow
Telecoms, Datacoms, Wireless, IoT
The Taoglas Metal Stamped MPA Series of antennas is engineered to meet the growing demands of modern wireless devices that require high performance in increasingly compact form factors.
While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.
printer friendly version