Lattice Semiconductor has developed a low power XAUI/HiGig/HiGig+ to SPI4.2 programmable fabric interface chip (FIC) solution implemented in its LatticeSCM FPGAs.
The solution, which utilises the LatticeSCM device's System Packet Interface Level 4 Phase 2 (SPI4.2) hard IP capability, and includes Lattice's 10 Gigabit Ethernet media access controller (MAC) soft IP core and the XAUI/HiGig/HiGig+ to SPI4.2 bridge design, provides a high-performance interface between the SERDES-based XAUI standard, used in 10G Ethernet networks, and SPI4.2, a popular parallel bus interface used by network processor unit (NPU) devices. When implemented in a LatticeSCM-15E FPGA packaged in a 256 fine pitch ball grid array (fpBGA) package, the bridge solution requires only 17 mm x 17 mm on a printed circuit board while consuming only 2,5 W of power.
In support of the bridge functionality, the LatticeSCM devices include from 4- to 32-channels of high-speed SERDES capable of supporting data rates from 600 Mbps to 3,8 Gbps. The flexiPCS Physical Coding Sublayer block embedded in the devices supports an array of popular communications data protocols, including Gigabit Ethernet, Fibre Channel, 10 Gigabit Ethernet (XAUI), PCI Express, Serial RapidIO and SONET/SDH.
As noted above, the LatticeSCM family also includes fully compliant embedded SPI4.2 controllers implemented in Lattice's low power masked array for cost optimisation (MACO) structured ASIC technology. The combination of these features, along with the LatticeSCM device's high-speed FPGA fabric and PURESPEED I/O technology, provides a platform for a variety of Ethernet Service Card applications.
The LatticeSCM family, as well as the LatticeSC family, which does not support MACO functionality but is otherwise identical, provides five logic density points between 15K and 115K LUTs. Embedded memory capacity ranges from 1 to 7,8 Megabits of dual-port block RAM with general-purpose 2 Gbps PURESPEED I/O ranging from 139 to 942 I/O. Each device features 8 analog PLLs and 12 digital DLLs for optimum clock flexibility.
Converter power modules for 48 V networks Altron Arrow
Power Electronics / Power Management
The economic and quality-of-life benefits of electrification is driving the adoption of HV to 48 V DC-DC conversion across many markets with 48 V power modules becoming more common.
Read more...Memory for asset tracking Altron Arrow
DSP, Micros & Memory
The Page EEPROM, ST’s latest memory, has been designed for efficient datalogging and fast firmware upload/download in battery-operated devices.
Read more...Microchip and AVIVA Links collaboration Altron Arrow
News
Microchip and AVIVA Links have achieved groundbreaking ASA-ML interoperability, accelerating the shift to open standards for automotive connectivity.
Read more...Expanded STM32WL3x line for IoT sensors Altron Arrow
Telecoms, Datacoms, Wireless, IoT
The STM32WL31x and STM32WL30x are more tailored versions of the STM32WL33x for designers who wish to focus on specific features, while lowering their bill of materials.
Read more...Ultra-low jitter clock buffers Altron Arrow
Telecoms, Datacoms, Wireless, IoT
New SKY53510/80/40 family of clock fanout buffers from Skyworks are purpose-built for data centres, wireless networks, and PCIe Gen 7 applications.
Read more...Ultra-low power MEMS accelerometer Altron Arrow
Analogue, Mixed Signal, LSI
Analog Devices’ ADXL366 is an ultra-low power, 3-axis MEMS accelerometer that consumes only 0,96 µA at a 100 Hz output data rate and 191 nA when in motion-triggered wake-up mode.
Read more...Converting high voltages without a transformer Altron Arrow
Editor's Choice Power Electronics / Power Management
With appropriate power converter ICs, such as the LTC7897 from Analog Devices, many applications can be suitably powered without having to use complex and cost-intensive transformers.
Read more...Precision MEMS IMU modules Altron Arrow
Analogue, Mixed Signal, LSI
The ADIS16575/ADIS16576/ADIS16577 from Analog Devices are precision, MEMS IMUs that includes a triaxial gyroscope and a triaxial accelerometer.
While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.
printer friendly version