DSP, Micros & Memory


Baseband DSP supports MAC and PHY functions

25 June 2008 DSP, Micros & Memory

By combining the math of PHY processing with the logic of MAC processing onto a single chip, Texas Instruments has advanced the functionality of digital signal processors (DSPs) for complex, multiprocessing beyond 3G cellular infrastructure applications such as HSPA/HSPA+, LTE and WiMAX Wave 2. This new single-core 1 GHz DSP also delivers high data throughput and reduced latency for high quality of service, and potentially eliminates the need for a costly RISC co-processor.

By nature, DSPs are exceptional tools for performing the same math task repeatedly at very high speeds. However, their functionality is generally limited when the task requires logic, a function typically performed by a hardwired co-processor with customised software to perform the task. By enhancing the memory and cache performance, coupled with the high-performance TMS320C64x+ core, the new TMS320TCI6484 DSP reaches high levels of functionality. It also includes additional high performance accelerators and peripheral interfaces which are optimised for cellular infrastructure products.

Efficient MAC-layer processing in wireless base-stations hinges upon available memory and rapid access to stored data. The TCI6484 designers boosted the Level 2 cache memory by 4x versus previous generations. The larger on-chip cache memory stores frequently used instructions, keeping them closer at hand and eliminating the time spent accessing data stored on slower, external memory.

Data that is stored externally can be accessed faster than previous chips with the double data rate (DDR2) memory interface. Faster access reduces latency - a major obstacle for data-intensive applications such as realtime conferencing and streaming media. Not only is latency reduced but the TCI6484 supports symbol rate processing at 34 Mbps, making it an ideal platform for high-density, low-cost base-stations. The chip supports symbol rate processing needed for multiple sectors or carriers for multiple air interfaces including GSM-EDGE, Evolved EDGE, WCDMA, HSPA/HSPA+, TDS-CDMA, WiMAX Wave 2 and LTE.

The TCI6484 leverages the same 1 GHz TMS320C64x+ core found in other DSPs from TI, making it code compatible with previous generations. TI also offers optimised software libraries for WiMAX Wave 2, LTE and HSPA+. These libraries enable higher channel density as well as lower power per channel. System level testing can be accomplished with a hardware development card that supports two TCI6484 devices.



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

Memory for asset tracking
Altron Arrow DSP, Micros & Memory
The Page EEPROM, ST’s latest memory, has been designed for efficient datalogging and fast firmware upload/download in battery-operated devices.

Read more...
Engineered for high-reliability applications
Future Electronics DSP, Micros & Memory
The MCX E series of Arm Cortex-M4F and Arm Cortex-M7 microcontrollers from NXP are engineered for demanding industrial and IoT environments.

Read more...
NXP’s development platform guide
DSP, Micros & Memory
Choosing between the FRDM i.MX 93, FRDM i.MX 91 and FRDM i.MX 91S development platforms can be intimidating, but once designers understand how each platform aligns with their application’s requirements, the decision becomes straightforward.

Read more...
XJTAG launches two new Flash programmers
ASIC Design Services DSP, Micros & Memory
XJTAG has announced XJExpress and XJExpress-FPGA, a pair of Flash programmers perfect for development, debug and in-service applications.

Read more...
Processor offers competitive solution for advanced HMIs
Future Electronics DSP, Micros & Memory
The new RZ/A3M microprocessor from Renesas features 128 Mbytes of fast DDR3L DRAM memory for system cost reduction, and supports 1280 x 800 px video resolution at a rate of 30 frames/s.

Read more...
ESP32-C6 achieves PSA-L2
iCorp Technologies DSP, Micros & Memory
Espressif Systems recently announced that its ESP32-C6 microcontroller has achieved PSA Certified Level 2 (PSA-L2) security certification, making it the first RISC-V-based MCU to reach this level.

Read more...
Microprocessor with integrated NPU
Avnet Silica DSP, Micros & Memory
The RZ/G3E from Renesas is a microprocessor integrated with quad CPU and NPU in one chip, improving power efficiency, reliability, and security.

Read more...
Nordic Semiconductor launches nRF Connect SDK Bare Metal option for nRF54L series
Avnet Silica DSP, Micros & Memory
This is a new, RTOS-independent software solution for Bluetooth LE development, designed to ease developers’ migration from the legacy nRF5 SDK and nRF52 series to the next-generation nRF54L series.

Read more...
Dual-core support in NECTO Studio
DSP, Micros & Memory
MIKROE recently announced that version 7.3.0 of its NECTO Studio Integrated Development Environment now supports dual-core MCUs, allowing designers to program and debug each core independently.

Read more...
Post Quantum Cryptographic firmware library
DSP, Micros & Memory
The STM32 post-quantum cryptographic library enables developers to satisfy application requirements for any combination of data integrity, confidentiality, identification/authentication, and nonrepudiation.

Read more...









While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.




© Technews Publishing (Pty) Ltd | All Rights Reserved