DSP, Micros & Memory


Baseband DSP supports MAC and PHY functions

25 June 2008 DSP, Micros & Memory

By combining the math of PHY processing with the logic of MAC processing onto a single chip, Texas Instruments has advanced the functionality of digital signal processors (DSPs) for complex, multiprocessing beyond 3G cellular infrastructure applications such as HSPA/HSPA+, LTE and WiMAX Wave 2. This new single-core 1 GHz DSP also delivers high data throughput and reduced latency for high quality of service, and potentially eliminates the need for a costly RISC co-processor.

By nature, DSPs are exceptional tools for performing the same math task repeatedly at very high speeds. However, their functionality is generally limited when the task requires logic, a function typically performed by a hardwired co-processor with customised software to perform the task. By enhancing the memory and cache performance, coupled with the high-performance TMS320C64x+ core, the new TMS320TCI6484 DSP reaches high levels of functionality. It also includes additional high performance accelerators and peripheral interfaces which are optimised for cellular infrastructure products.

Efficient MAC-layer processing in wireless base-stations hinges upon available memory and rapid access to stored data. The TCI6484 designers boosted the Level 2 cache memory by 4x versus previous generations. The larger on-chip cache memory stores frequently used instructions, keeping them closer at hand and eliminating the time spent accessing data stored on slower, external memory.

Data that is stored externally can be accessed faster than previous chips with the double data rate (DDR2) memory interface. Faster access reduces latency - a major obstacle for data-intensive applications such as realtime conferencing and streaming media. Not only is latency reduced but the TCI6484 supports symbol rate processing at 34 Mbps, making it an ideal platform for high-density, low-cost base-stations. The chip supports symbol rate processing needed for multiple sectors or carriers for multiple air interfaces including GSM-EDGE, Evolved EDGE, WCDMA, HSPA/HSPA+, TDS-CDMA, WiMAX Wave 2 and LTE.

The TCI6484 leverages the same 1 GHz TMS320C64x+ core found in other DSPs from TI, making it code compatible with previous generations. TI also offers optimised software libraries for WiMAX Wave 2, LTE and HSPA+. These libraries enable higher channel density as well as lower power per channel. System level testing can be accomplished with a hardware development card that supports two TCI6484 devices.



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

MCU for noisy environments
EBV Electrolink DSP, Micros & Memory
The MCX?E24X is a high-performance microcontroller family from NXP, engineered for industrial, automotive-like, and energy-focused environments.

Read more...
SmartRAID 4300 Series
Altron Arrow DSP, Micros & Memory
Microchip’s disaggregated architecture leverages host CPU and PCIe infrastructure to overcome traditional storage bottlenecks in scalable, secure NVMe RAID storage solutions.

Read more...
High-performance SDR range
RFiber Solutions DSP, Micros & Memory
Epiq Solutions offers high-performance RF tuners and software-defined radios with various specifications for diverse applications in congested environments.

Read more...
High performance SDR design considerations
RFiber Solutions Editor's Choice DSP, Micros & Memory
As the spectrum gets increasingly crowded, and adversaries more capable, the task of examining wide bands and making sense of it all, while not missing anything, gets harder.

Read more...
Direct RF converters and FPGAs boost EW applications
RFiber Solutions DSP, Micros & Memory
The latest boost to electronic warfare designs comes from emerging FPGA architectures that combine advanced RF converters and high-performance processing engines in a single package.

Read more...
1-Wire EEPROM with secure authenticator
Altron Arrow DSP, Micros & Memory
The DS28E54 secure authenticator combines FIPS 202-compliant secure hash algorithm (SHA-3) challenge and response authentication with secured electrically erasable programmable read-only memory.

Read more...
Chip provides concurrent dual connectivity
EBV Electrolink Telecoms, Datacoms, Wireless, IoT
The IW693 from NXP is a 2x2 dual-band, highly integrated device that provides concurrent dual Wi-Fi 6E + Wi-Fi 6 and Bluetooth connectivity, supporting four different modes.

Read more...
Microchip enhances digital signal controller lineup
Future Electronics DSP, Micros & Memory
Microchip Technology has added the dsPIC33AK512MPS512 and dsPIC33AK512MC510 Digital Signal Controller families to its dsPIC33A DSC product line.

Read more...
Dual-range IMU with edge processing
EBV Electrolink Analogue, Mixed Signal, LSI
ST’s innovative LSM6DSV80X combines two accelerometer structures for 16 g and 80 g full-scale sensing, a gyroscope up 4000 dps, and embedded intelligence in a single component.

Read more...
MCX C Series development board
Avnet Silica DSP, Micros & Memory
The FRDM-MCXC444 is a compact and scalable development board for rapid prototyping of MCX C444 MCU from NXP Semiconductors.

Read more...









While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.




© Technews Publishing (Pty) Ltd | All Rights Reserved