Mentor Graphics has made available an open-source SystemVerilog solution for users adopting the open verification methodology (OVM). The solution enables the easy and flexible re-use of legacy verification methodology manual (VMM) code within an OVM environment.
In addition to allowing VMM-based verification components to be re-used within an OVM environment, entire VMM environments can be re-used without modification within an OVM environment through the use of a new OVM/VMM interoperability library that provides the data and semantic conversions between the old and new environments. VMM sequential stimuli can be re-used as well, and integrated with OVM’s sequences, thus preserving and enhancing existing stimulus generation capabilities.
As an active member of the Accellera VIP technical subcommittee (TSC), Mentor has worked with other committee members to define the requirements for interoperability among different verification methodologies. Mentor’s solution conforms to the Accellera VIP-TSC’s set of requirements for SystemVerilog base class library interoperability that was approved by a technical subcommittee vote last December.
PolarFire SoC Discovery Kit ASIC Design Services
DSP, Micros & Memory
By offering a user-friendly, feature-rich development kit for embedded processing and compute acceleration, Microchip is making emerging technology more accessible to engineers at all levels.
Read more...New Studio 6 SDK
Design Automation
New Simplicity Studio 6 SDK opens development environment, and opens developers to Series 3.
Read more...Power efficient mid-range FPGA ASIC Design Services
News
The new imperatives of the intelligent edge – power efficiency, security and reliability – are forcing system architects and design engineers to find new solutions. For the growing number of system designers ...
Read more...Isolation transformers for high-speed SPE applications ASIC Design Services
Interconnection
Utilising the UWBX patent pending technology, HALO has been able to achieve the high-speed performance needed to meet insertion loss and return loss required for a fully-compliant 2.5GBASE-T1 Ethernet port over single-pair copper cables.
Read more...MPLAB PICkit 5 ASIC Design Services
DSP, Micros & Memory
Microchip Technology’s MPLAB PICkit 5 in-circuit debugger/programmer enables quick prototyping and portable, production-ready programming for all Microchip components, including PIC, dsPIC, AVR, and SAM devices.
Read more...FPGAs speed up intelligent edge designs ASIC Design Services
Editor's Choice DSP, Micros & Memory
Microchip Technology has added nine new technology- and application-specific solution stacks to its growing collection of mid-range FPGA and SoC support.
Read more...Updated portable library API ASIC Design Services
DSP, Micros & Memory
The Holt Portable Library API now supports all Holt’s MIL-STD-1553 terminal devices, providing the customer with a layer of abstraction using standardised functions.
Read more...Successful review for FPGA’s crypto ASIC Design Services
DSP, Micros & Memory
The UK government’s National Cyber Security Centre has reviewed the PolarFire FPGAs, when used with the single-chip crypto design flow, against stringent device-level resiliency requirements.
Read more...Holt wins premier award ASIC Design Services
News
Holt Integrated Circuits has announced that Raytheon Technologies Corporation, one of the world’s largest defence manufacturers, has recognised Holt with a premier award for performance in 2022 for overall excellence in cost competitiveness.
printer friendly version