Lattice Semiconductor has released its ispClock5400D family of differential clock distribution ICs, featuring the CleanClock ultra low phase noise PLL. The family currently consists of the six-output 5406D and 10-output 5410D.
The FlexiClock output section of the devices supports multiple logic standards and dual skew control features. The configuration of each device is held in on-chip non-volatile memory that is reprogrammable through a JTAG interface. Certain aspects of the device can be modified on the fly via an I²C interface. Design for the devices is supported in the Lattice PAC-Designer software tool.
Typical applications that can benefit from the ispClock5400D devices include supplying high quality reference clocks to high speed serialised communication ICs that use SERDES technology, and the consolidation of components, such as fan-out buffers and zero-delay buffers, typically used for distributing high frequency clocks in a circuit board.
The CleanClock PLL includes an on-chip programmable analog filter and a programmable VCO with input clock frequencies up to 400 MHz. The PAC-Designer software tool automatically determines the parameters of the PLL depending on the input and output clock frequencies. This wideband CleanClock PLL is compatible with the Spreadspectrum clocks required for distributing PCI Express and SATA clocks. The phase noise of the PLL is low enough to be suitable for sourcing clocks to SERDES chips.
The devices provide in-system programmable FlexiClock differential outputs. Each output can be configured to interface with a number of logic standards such as LVDS, MLVDS, HCSL, LVPECL, HSTL and SSTL. The output clock can be individually skewed using the phase angle and time skew mechanisms. In addition, the skew can be changed dynamically in-system through an I²C interface.
Cost-effective microcontroller series Altron Arrow
DSP, Micros & Memory
The STM32C5 series from STMicroelectronics delivers an excellent balance of performance, efficiency, and affordability for embedded designs that require more capability without increasing bill of materials cost.
Read more...Understanding two key tools for cleaner serial data Altron Arrow
Editor's Choice Analogue, Mixed Signal, LSI
Understanding how pre-emphasis and equalisation works, and when to use one over the other, is critical when designing reliable high-speed systems.
Read more...Ultra-low jitter clocks Altron Arrow
Telecoms, Datacoms, Wireless, IoT
Skyworks has introduced a new family of ultra-low jitter programmable clocks designed to meet the increasing demands of next-gen connectivity.
Read more...Efficient Bluetooth SoC Altron Arrow
Telecoms, Datacoms, Wireless, IoT
The EFR32BG29 wireless SoC from Silicon Labs is a highly efficient, high memory, low-power, and ultra compact SoC designed for secure and high-performance wireless networking for IoT devices.
Read more...RTOS – The future of embedded systems Altron Arrow
Edge Computing & IIoT
At the heart of the next generation of embedded devices is efficient yet powerful system-level code, often based on an open-source real-time operating system.
Read more...Reference design for NB-IoT plus GNSS Altron Arrow
Design Automation
ST Microelectronics’ STDES-ST87M01IGN is a reference design for the ST87M01 NB-IoT + GNSS module, implemented on a 2-layer FR4 PCB (90 x 60 x 1,6 mm).
Read more...Gen5 Pro enhances power conversion Altron Arrow
Power Electronics / Power Management
The Infineon Technologies CoolSET ICE501XD and ICE502XD PWM Fixed Frequency Gen5 Pro controllers are advanced solutions for auxiliary power supplies in demanding high-voltage applications.
Read more...Compact 6 A automotive buck converter Altron Arrow
Power Electronics / Power Management
Delivering up to 6 A of continuous output current, the DCP0606Y from STMicroelectronics enables efficient regulation of low-voltage rails commonly used in modern vehicle electronics and industrial systems.
While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.
printer friendly version