Lattice Semiconductor has announced Version 8.0 of its ispLEVER FPGA design tool suite, which includes many enhancements for the design of high-speed double data rate (DDR) interfaces for the LatticeECP3 FPGA family.
These enhancements include automatic interface code generation to increase design productivity and reduce coding errors, as well as enhanced timing analysis that provides more transparency to circuit timing details.
The IPexpress tool can now generate the HDL for the most appropriate generic DDR interface based on user requirements such as direction, speed and bus width. This HDL has been specifically designed and validated for high-performance, robust operation. For the ECP3 family, certain DDR interfaces can now be implemented with much higher pin layout flexibility.
Since an important part of robust DDR interface operation is a clean transfer between the I/O and fabric clock domains, the trace static timing analysis report has been enhanced to include a ‘Timing Rule Check’ section that specifically analyses these clock domain transfers. This is done automatically and does not require users to define additional timing constraints. The IPexpress tool can now also optionally generate the complete I/O-specific circuitry for proprietary DDR memory interfaces, allowing designers to focus solely on the controller logic of their DDR1 and DDR2 DRAM interfaces.
Continuous improvement and innovation in place and route algorithms enable ispLEVER 8.0 software to complete large, congested designs 30% faster than with the previous ispLEVER 7.2 SP2 release.
Lattice continues to enhance and expand support for the innovative open source 32-bit RISC LatticeMico32 ecosystem. The GNU compiler (GCC) has been upgraded to version 4.3.0, which enables higher system performance and more flexible code deployment options. The tri-speed MAC IP can now be interconnected into higher throughput configurations. The component library now includes a dual port on-chip memory to enable high-speed information passing between Wishbone bus masters, and an enhanced SPI Flash controller allows both read and write access.
Accelerate development of physical AI deployments Altron Arrow
DSP, Micros & Memory
With Avocado OS now available on the HummingBoard RZ-V2N-
AIoT and SolidSense AIoT V2N from SolidRun, teams can move from prototype to deployed fleet in weeks.
Read more...Universal NFC device Altron Arrow
DSP, Micros & Memory
Delivering high-end performance in a compact 4 x 4 mm package, the multipurpose NFC reader from ST Microelectronics, enables the convenience of contactless interaction and features for various end applications.
Read more...Compact direct Time-of-Flight 3D LiDAR module Altron Arrow
AI & ML DSP, Micros & Memory
The VL53L9 from STMicroelectronics is the first direct Time-of-Flight (dToF) 3D LiDAR all-in-one module in ST’s portfolio, offering a resolution of 2,3K zones, wide field of view, on-chip processing, 100 frames per second, and sensing range from 5 centimeters to 9 meters.
Read more...SoC brings scalable edge AI to life Altron Arrow
AI & ML
The NXP i.MX 937 applications processor is optimised for performance without excessive power draw and bridges the gap between entry-level chips and high-end processors.
Read more...Compact direct Time-of-Flight 3D LiDAR module Altron Arrow
Opto-Electronics Electronics Technology AI & ML
The VL53L9 from STMicroelectronics is the first direct Time-of-Flight (dToF) 3D LiDAR all-in-one module in ST’s portfolio, offering a resolution of 2,3K zones, wide field of view, on-chip processing, 100 frames per second, and sensing range from 5 centimeters to 9 meters.
Read more...Generating negative voltages from a positive supply Altron Arrow
Editor's Choice Passive Components
It is common for IoT devices, industrial sensors, meters, and medical equipment to require both a positive and negative voltage, and this article explains the options available to produce a negative rail from a positive rail supply.
Read more...Addressing latency and signal integrity challenges Altron Arrow
DSP, Micros & Memory
Strengthening Microchip Technology’s data centre solutions portfolio, its XpressConnect retimers support high-bandwidth architectures, while helping reduce integration complexity.
Read more...Precision timing in compact package Altron Arrow
Telecoms, Datacoms, Wireless, IoT
Designed for use in harsh environments, the EX-423 incorporates a four-point mounted quartz crystal structure that improves shock resistance and reduces g-sensitivity.
Read more...Advanced STM32 debugging in VS Code
Design Automation
Once an STM32 project is running in VS Code, the IAR C-SPY Debug extension adds a professional-grade analysis layer that scales with project complexity.
While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.
printer friendly version