Lattice Semiconductor has announced Version 8.0 of its ispLEVER FPGA design tool suite, which includes many enhancements for the design of high-speed double data rate (DDR) interfaces for the LatticeECP3 FPGA family.
These enhancements include automatic interface code generation to increase design productivity and reduce coding errors, as well as enhanced timing analysis that provides more transparency to circuit timing details.
The IPexpress tool can now generate the HDL for the most appropriate generic DDR interface based on user requirements such as direction, speed and bus width. This HDL has been specifically designed and validated for high-performance, robust operation. For the ECP3 family, certain DDR interfaces can now be implemented with much higher pin layout flexibility.
Since an important part of robust DDR interface operation is a clean transfer between the I/O and fabric clock domains, the trace static timing analysis report has been enhanced to include a ‘Timing Rule Check’ section that specifically analyses these clock domain transfers. This is done automatically and does not require users to define additional timing constraints. The IPexpress tool can now also optionally generate the complete I/O-specific circuitry for proprietary DDR memory interfaces, allowing designers to focus solely on the controller logic of their DDR1 and DDR2 DRAM interfaces.
Continuous improvement and innovation in place and route algorithms enable ispLEVER 8.0 software to complete large, congested designs 30% faster than with the previous ispLEVER 7.2 SP2 release.
Lattice continues to enhance and expand support for the innovative open source 32-bit RISC LatticeMico32 ecosystem. The GNU compiler (GCC) has been upgraded to version 4.3.0, which enables higher system performance and more flexible code deployment options. The tri-speed MAC IP can now be interconnected into higher throughput configurations. The component library now includes a dual port on-chip memory to enable high-speed information passing between Wishbone bus masters, and an enhanced SPI Flash controller allows both read and write access.
Read more...Ultra-low power MEMS accelerometer Altron Arrow
Analogue, Mixed Signal, LSI
Analog Devices’ ADXL366 is an ultra-low power, 3-axis MEMS accelerometer that consumes only 0,96 µA at a 100 Hz output data rate and 191 nA when in motion-triggered wake-up mode.
Read more...Converting high voltages without a transformer Altron Arrow
Editor's Choice Power Electronics / Power Management
With appropriate power converter ICs, such as the LTC7897 from Analog Devices, many applications can be suitably powered without having to use complex and cost-intensive transformers.
Read more...Precision MEMS IMU modules Altron Arrow
Analogue, Mixed Signal, LSI
The ADIS16575/ADIS16576/ADIS16577 from Analog Devices are precision, MEMS IMUs that includes a triaxial gyroscope and a triaxial accelerometer.
Read more...Altron Arrow introduces GX10 supercomputer Altron Arrow
AI & ML
Powered by the NVIDIA GB10 Grace Blackwell superchip, this is desktop-scale AI performance previously only available to enterprise data centres.
Read more...MEMS with embedded AI processing Altron Arrow
Analogue, Mixed Signal, LSI
STMicroelectronics has announced an inertial measurement unit that combines sensors tuned for activity tracking and high-g impact measurement into a single, space-saving package.
Read more...Siemens unveils groundbreaking Tessent AnalogTest software ASIC Design Services
Design Automation
Siemens Digital Industries Software recently introduced Tessent AnalogTest software - an innovative solution that reduces pattern generation time for analogue circuit tests from months to days.
Read more...Multicore CPUs with on-chip accelerators Altron Arrow
DSP, Micros & Memory
NXP’s MCX N94x and N54x MCUs offer advanced features for consumer and industrial applications, including connectivity, security, and power management.
Read more...RF agile transceiver Altron Arrow
Telecoms, Datacoms, Wireless, IoT
The AD9361 is a high performance, highly integrated RF Agile Transceiver designed for use in 3G and 4G base station applications.
While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.
printer friendly version