Lattice Semiconductor has announced Version 8.0 of its ispLEVER FPGA design tool suite, which includes many enhancements for the design of high-speed double data rate (DDR) interfaces for the LatticeECP3 FPGA family.
These enhancements include automatic interface code generation to increase design productivity and reduce coding errors, as well as enhanced timing analysis that provides more transparency to circuit timing details.
The IPexpress tool can now generate the HDL for the most appropriate generic DDR interface based on user requirements such as direction, speed and bus width. This HDL has been specifically designed and validated for high-performance, robust operation. For the ECP3 family, certain DDR interfaces can now be implemented with much higher pin layout flexibility.
Since an important part of robust DDR interface operation is a clean transfer between the I/O and fabric clock domains, the trace static timing analysis report has been enhanced to include a ‘Timing Rule Check’ section that specifically analyses these clock domain transfers. This is done automatically and does not require users to define additional timing constraints. The IPexpress tool can now also optionally generate the complete I/O-specific circuitry for proprietary DDR memory interfaces, allowing designers to focus solely on the controller logic of their DDR1 and DDR2 DRAM interfaces.
Continuous improvement and innovation in place and route algorithms enable ispLEVER 8.0 software to complete large, congested designs 30% faster than with the previous ispLEVER 7.2 SP2 release.
Lattice continues to enhance and expand support for the innovative open source 32-bit RISC LatticeMico32 ecosystem. The GNU compiler (GCC) has been upgraded to version 4.3.0, which enables higher system performance and more flexible code deployment options. The tri-speed MAC IP can now be interconnected into higher throughput configurations. The component library now includes a dual port on-chip memory to enable high-speed information passing between Wishbone bus masters, and an enhanced SPI Flash controller allows both read and write access.
NXP has expanded its MCX A Series Altron Arrow
AI & ML
NXP has significantly expanded its MCX A Series of Arm Cortex-M33 microcontrollers, doubling the portfolio with six new families aimed at industrial and IoT edge applications.
Read more...Quad-Apollo MxFE reference design
Design Automation
The Quad-Apollo MxFE reference design exemplifies a complete, high-performance platform for every-element direct-RF sampling digital beamforming using Analog Devices’ Apollo mixed-signal front-end technology.
Read more...Exploring Bluetooth Channel Sounding Altron Arrow
Telecoms, Datacoms, Wireless, IoT
NXP has enabled BCS on the MCX W72 multi-protocol wireless MCU, which supports Bluetooth Low Energy 6.0, Thread, Zigbee, and Matter.
Read more...Dual-band Wi-Fi 6 companion module Altron Arrow
Telecoms, Datacoms, Wireless, IoT
The SimpleLink Wi-Fi CC33xx family of devices from Texas Instruments are dual-band Wi-Fi 6 companion modules enabling engineers to connect more applications with confidence.
Read more...High-performance linear regulator Altron Arrow
Power Electronics / Power Management
The TI TPS7A57-Q1 is an automotive-grade, high-performance low-dropout linear regulator, engineered for precision power delivery in noise-sensitive systems.
Read more...Quad RF ADC/DAC for wideband transceiver design Altron Arrow
DSP, Micros & Memory
The AD9084 from Analog Devices integrates a quad 16-bit RF digital-to-analogue converter with a maximum sampling rate of 28 GSPS and a quad 12-bit RF analogue-to-digital converter.
Read more...MIKROE signs multi-year deal with Renesas Dizzy Enterprises
Design Automation
MIKROE has signed a multi-year MCU development tool support deal with Renesas, which commits MIKROE to providing development tools for 500 of Renesas’ most popular MCUs.
Read more...Collaboration to explore 10BASE-T1S SPE Altron Arrow
Telecoms, Datacoms, Wireless, IoT
The collaboration between Microchip and Hyundai aims to evaluate and promote the adoption of advanced in-vehicle network technologies leveraging each company’s strengths.
While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.
printer friendly version