Design Automation


ispLEVER v8.0 released

3 February 2010 Design Automation

Lattice Semiconductor has announced Version 8.0 of its ispLEVER FPGA design tool suite, which includes many enhancements for the design of high-speed double data rate (DDR) interfaces for the LatticeECP3 FPGA family.

These enhancements include automatic interface code generation to increase design productivity and reduce coding errors, as well as enhanced timing analysis that provides more transparency to circuit timing details.

The IPexpress tool can now generate the HDL for the most appropriate generic DDR interface based on user requirements such as direction, speed and bus width. This HDL has been specifically designed and validated for high-performance, robust operation. For the ECP3 family, certain DDR interfaces can now be implemented with much higher pin layout flexibility.

Since an important part of robust DDR interface operation is a clean transfer between the I/O and fabric clock domains, the trace static timing analysis report has been enhanced to include a ‘Timing Rule Check’ section that specifically analyses these clock domain transfers. This is done automatically and does not require users to define additional timing constraints. The IPexpress tool can now also optionally generate the complete I/O-specific circuitry for proprietary DDR memory interfaces, allowing designers to focus solely on the controller logic of their DDR1 and DDR2 DRAM interfaces.

Continuous improvement and innovation in place and route algorithms enable ispLEVER 8.0 software to complete large, congested designs 30% faster than with the previous ispLEVER 7.2 SP2 release.

Lattice continues to enhance and expand support for the innovative open source 32-bit RISC LatticeMico32 ecosystem. The GNU compiler (GCC) has been upgraded to version 4.3.0, which enables higher system performance and more flexible code deployment options. The tri-speed MAC IP can now be interconnected into higher throughput configurations. The component library now includes a dual port on-chip memory to enable high-speed information passing between Wishbone bus masters, and an enhanced SPI Flash controller allows both read and write access.



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

Why LabVIEW is critical to South Africa’s automation future
Design Automation
[Sponsored] In a world increasingly defined by connected systems, edge intelligence, and accelerating automation, the ability to build scalable, responsive, and maintainable engineering applications has never been more essential, and at the heart of this evolution lies LabVIEW.

Read more...
Wi-Fi 6 and Bluetooth LE co-processor
Altron Arrow Telecoms, Datacoms, Wireless, IoT
STMicroelectronics has released its ST67W611M1, a low-power Wi-Fi 6 and Bluetooth LE combo co-processor module.

Read more...
Empowering innovation with ST’s AI processors
Altron Arrow AI & ML
Artificial intelligence is no longer just a futuristic concept – it is here, and it is transforming industries at an unprecedented pace.

Read more...
1-Wire EEPROM with secure authenticator
Altron Arrow DSP, Micros & Memory
The DS28E54 secure authenticator combines FIPS 202-compliant secure hash algorithm (SHA-3) challenge and response authentication with secured electrically erasable programmable read-only memory.

Read more...
Take analogue designs from idea to reality
Design Automation
Bringing your analogue design ideas to life is simple with Microchip’s Analog Development Tool Ecosystem, part of its extensive range of solutions for both analogue and digital engineers.

Read more...
Accurate power estimation
Design Automation
AMD Power Design Manager 2025.1 is now available – with support for AMD Versal AI Edge and Prime Series Gen 2 SoCs and production support for AMD Spartan UltraScale+ devices.

Read more...
The 6 GHz band radio solution
Altron Arrow Telecoms, Datacoms, Wireless, IoT
Analog Devices’ 16 nm transceiver family offers a highly integrated solution for this new frequency band, featuring low power consumption and high performance.

Read more...
New clock generator family
Altron Arrow Telecoms, Datacoms, Wireless, IoT
Based on Skyworks’ fifth generation DSPLL and MultiSynth technologies, these devices enable any-frequency, any-output clock generation.

Read more...
Dual accelerometers on the same die
Altron Arrow Analogue, Mixed Signal, LSI
The LSM6DSV320X is the first mainstream inertial sensor to house a gyroscope alongside two accelerometers, one capable of sensing up to ±16 g and one sensing up to a staggering ±320 g.

Read more...
Ultra-low-power wireless module
Altron Arrow Telecoms, Datacoms, Wireless, IoT
The STM32WBA5MMG from STMicroelectronics is an ultra-low-power, small form factor, certified 2,4 GHz wireless module that supports Bluetooth LE, Zigbee 3.0, OpenThread, and IEEE 802.15.4 proprietary protocols.

Read more...









While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.




© Technews Publishing (Pty) Ltd | All Rights Reserved