Microchip has announced the PIC32CM JH family of microcontrollers (MCU). This family of MCUs is the next generation of the popular SAM C21 family of Arm Cortex-M0+ based MCUs. The PIC32CM JH family of MCUs delivers a variety of popular features plus extended memory options up to 512 kB of flash to help you create designs that need functional safety, enhanced touch or security.
The PIC32CM JH is compatible with AUTOSAR, an open software architecture, providing suppliers with the ability to change to lower-level hardware but keep the original application code, making it easier to migrate between different designs. AUTOSAR-ready is designed to streamline the development process and reduce overall costs. When using AUTOSAR, Microchip offers ASIL B microcontroller abstraction layers (MCALs) for functional safety applications, providing the lower-level hardware interface to the MCU.
Automotive industry OEMs require both functional safety and cybersecurity protection for many in-vehicle applications including advanced driver assistance systems (ADAS). The PIC32CM JH, when paired with one of Microchip’s Trust Anchor TA100 CryptoAutomotive security ICs, is compliant with ISO/SAE 21434, the new cybersecurity standard for automotive applications.
OEMs and other manufacturers now have the option to use an entry-level Arm Cortex-M0+ based MCU to meet compliance requirements previously only available on higher-end MCUs.
Programmable power and data acquisition modules CST Electronics
DSP, Micros & Memory
TapBus programmable power supply, metering and I/O modules include pre-implemented communication interfaces, automatic addressing, encryption, and configurable access control.
Read more...Raspberry Pi loses a few pounds RS South Africa
DSP, Micros & Memory
The new budget-friendly option halves the existing lowest entry point in terms of RAM, while shaving R240 off the selling price locally.
Read more...Development board supports Arduino and ST Morpho Altron Arrow
DSP, Micros & Memory
The Arduino UNO V3 connectivity support and the ST Morpho headers allow the easy expansion of the functionality of the STM32 Nucleo open development platform with a wide choice of specialised shields.
Read more...140 W USB-C PD reference design Altron Arrow
Electronics Technology
The design has a wide input range of 90 to 264 V AC, 50-60 Hz, and supports an output voltage range of 5 to 28 V (USB-PD 3.1 specification).
Read more...New support for Debian OS
DSP, Micros & Memory
NXP has announced the release of Debian 12 based on Linux kernel 6.6.3, which is now available for select i.MX and Layerscape evaluation kits.
Read more...RF agile transceiver Altron Arrow
Telecoms, Datacoms, Wireless, IoT
The AD9361S-CSL from Analog Devices is a high performance, highly integrated, RF agile transceiver designed for use in 3G and 4G applications operating up to 6 GHz.
Read more...Industrial on-line UPS improves lead time Altron Arrow
Power Electronics / Power Management
Emerson’s S4KD is an on-line (double conversion) UPS, providing a zero-transfer time from external to internal power during utility power failure, to deliver a seamless flow of power for critical loads.
Read more...Advanced tech for next-gen cockpit system design Future Electronics
DSP, Micros & Memory
Infineon delivers high-performance microcontrollers, memories, human-machine interface controllers, and automotive-grade security solutions tailored for automotive infotainment systems.
Read more...PIC micros with integrated FPGA features
DSP, Micros & Memory
The new PIC16F131xx microcontrollers from Microchip are ideal for the evolving and miniaturising electronic equipment market, offering efficient power management, and predictable response times for controllers.
Read more...Designing a smart wireless industrial sensor Altron Arrow
Editor's Choice Telecoms, Datacoms, Wireless, IoT
This article provides an overview of wireless standards and assesses the suitability of Bluetooth LE, SmartMesh (6LoWPAN over IEEE 802.15.4e), and Thread/Zigbee (6LoWPAN over IEEE 802.15.4) for use in industrial harsh RF environments.