Programmable Logic


Microsemi unveils PolarFire FPGA

22 March 2017 Programmable Logic

Microsemi unveiled the new cost-optimised PolarFire field programmable gate array (FPGA) product family, delivering what the firm claims is the industry’s lowest power at mid-range densities with 12,7 Gbps serialiser/deserialiser (SerDes) transceivers as well as best-in-class security and reliability. The FPGA product family is ideal for a wide range of applications within wireline access networks and cellular infrastructure, defence and commercial aviation markets, as well as Industry 4.0 which includes the industrial automation and Internet of Things (IoT) markets.

Today’s cellular infrastructure and wireline access networks are facing a rapid transformation, having to deliver terabytes of high-value content to consumers while reducing operational and capital expenditure, as well as reducing their thermal and carbon footprints. PolarFire FPGAs provide cost-effective bandwidth processing capabilities for the increasing number of converged 10 Gpbs ports with a low power footprint. They also address the market’s growing concerns over tangible cyber security threats as well as reliability concerns that face deep submicron SRAM-based FPGAs as they relate to single event upsets (SEUs) in their configuration memory.

In collaboration with Silicon Creations, Microsemi has developed a 12,7 Gbps transceiver that consumes less than 90 mW at 10 Gbps. The devices boast low device static power of 34 mW at 100K logic elements (LEs), zero inrush current and unique Flash*Freeze mode for standby power of 15 mW at 25°C. Microsemi also provides customers with a power estimator to analyse power consumption of their designs. After implementation, the SmartPower Analyser can be used to access full design power.

PolarFire also provides inherent immunity to configuration SEUs. Additional features to aid with reliability include built-in single error correction and double error detection (SECDED) as well as memory interleaving on large static random access memory (LSRAMs), and system controller suspend mode for safety-critical designs.

Leveraging Microsemi’s expertise in security, the new FPGAs offer Cryptography Research Incorporated (CRI) patented differential power analysis (DPA) bitstream protection, integrated physically unclonable function (PUF), 56 KB of secure embedded non-volatile memory (eNVM), built-in tamper detectors and countermeasures, true random number generators, integrated Athena TeraFire EXP5200B Crypto Co-processors (Suite B capable) and a CRI DPA counter-measures pass-through licence.

The Libero SoC Design Suite offers comprehensive, easy to learn, easy to adopt development tools for designing with PolarFire FPGAs. The suite includes a complete design flow with Synopsys Synplify Pro synthesis and Mentor Graphics ModelSim Pro mixed-language simulation with advanced constraints management, and Microsemi’s differentiated FPGA debugging suite, SmartDebug. Popular IP solutions for 1G Ethernet, 10G Ethernet, JESD204B, DDR memory interfaces, AXI4 interconnect IPs and others are available for use with PolarFire devices.



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

ARINC 429 line driver evaluation board
ASIC Design Services DSP, Micros & Memory
Holt Integrated Circuits have announced the release of the ADK-85104 Evaluation Board, a compact, ready-to-use platform designed to help engineers rapidly evaluate and characterise Holt’s HI-85104.

Read more...
Smarter compact automation with LOGO! 9
RS South Africa Programmable Logic
Siemens recently announced LOGO! 9, the latest generation of its compact logic controller designed for small automation projects in both industrial and building applications.

Read more...
Inventec enhances design for manufacturing excellence with Siemens’ software
ASIC Design Services Manufacturing / Production Technology, Hardware & Services
Siemens recently announced that Inventec Corporation has adopted Siemens’ Valor NPI software and Process Preparation X solutions from the Siemens Xcelerator portfolio to strengthen its design-for-manufacturing efficiency.

Read more...
Siemens acquires Canopus AI
ASIC Design Services News
The acquisition extends Siemens’ comprehensive EDA software portfolio with computational metrology and inspection to help chipmakers solve critical technical challenges in semiconductor manufacturing.

Read more...
Aligning clocks over large distances
ASIC Design Services Test & Measurement
SkyWire technology from Microchip makes it easier to align and compare clocks within nanoseconds across geographic locations.

Read more...
High-accuracy time transfer solution
ASIC Design Services Telecoms, Datacoms, Wireless, IoT
Microchip Technology recently announced the release of the TimeProvider 4500 v3 grandmaster clock (TP4500) designed to deliver sub-nanosecond accuracy for time distribution across 800 km long-haul optical transmission.

Read more...
New RT PolarFire device qualifications
ASIC Design Services DSP, Micros & Memory
Microchip expands space-qualified FPGA portfolio with new RT PolarFire device qualifications and SoC availability.

Read more...
Siemens’ software selected for verification and validation
ASIC Design Services Design Automation
Siemens Digital Industries Software recently announced that Veloce Strato CS and Veloce proFPGA CS have been deployed at Arm, a longtime user of Veloce, as part of its design flow for Arm Neoverse Compute Subsystems.

Read more...
XJTAG launches two new Flash programmers
ASIC Design Services DSP, Micros & Memory
XJTAG has announced XJExpress and XJExpress-FPGA, a pair of Flash programmers perfect for development, debug and in-service applications.

Read more...
Siemens unveils groundbreaking Tessent AnalogTest software
ASIC Design Services Design Automation
Siemens Digital Industries Software recently introduced Tessent AnalogTest software - an innovative solution that reduces pattern generation time for analogue circuit tests from months to days.

Read more...









While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.




© Technews Publishing (Pty) Ltd | All Rights Reserved