Design Automation


HDL design environment addresses design creation and management issues

24 September 2003 Design Automation Industrial (Industry)

Mentor Graphics' HDL Designer Series 2003.1, the latest version of the design environment for the creation, development and management of complex ASIC and FPGA semiconductor designs, includes new design management, creation, analysis and documentation capabilities.

Today's multimillion gate semiconductors require a team design approach and rigorous data and process management. At the heart of the company's enhancements to HDL Designer Series is the design manager tool. This tool provides easy design navigation and the ability to search and organise data to aid in understanding design content and relationship of design data files and objects. Designers can sort, group and filter data based on any design unit attribute and instantly view any portion of the design hierarchy. In addition, a shortcut bar is included with quick access to common functions such as: project, explore, tasks and viewpoints.

New to the HDL Designer Series is DesignPad, a design-aware, fully customisable hardware description language (HDL) code editor. It allows users to access design data through a code browser that allows them to rapidly navigate HDL code.

Additional entry methods include interface-based design, a unique tabular design methodology for rapidly editing structural HDL for large and complex designs, and ModuleWare, which generates silicon-vendor-independent logic for a variety of common logic functions. HDL Designer Series 2003.1 also includes intuitive graphical editors, such as block diagrams, state machines, flow charts and truth tables.

Design re-use is a reality in all facets of semiconductor design. Through interface-based design, block diagrams and the ability to view the design hierarchy, users can visualise virtually every aspect of the design, speeding comprehension of the design.

With as much as 80% of design time spent in verification, methods to speed this integral process helps with strict time-to-market demands. This version works with HDL simulators including ModelSim to enhance their design analysis capabilities. Graphical and tabular design views in HDL Designer Series interact live during simulation.

More and more often design groups are now distributed. The HTML export documentation now enables global design teams to securely share and publish designs for design reviews and later reuse. Designers can share information with customers and partners, while controlling how much data is visible to shield proprietary or incomplete code.

For more information contact Kobus van Rooyen, ASIC Design Services, 011 315 8316, [email protected]



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

Cybersecurity a challenge in digitalising OT
Kaspersky Information Security Industrial (Industry)
According to a study by Kaspersky and VDC Research on securing operational technology environments, the primary risks are inadequate security measures, insufficient resources allocated to OT cybersecurity, challenges surrounding regulatory compliance, and the complexities of IT/OT integration.

Read more...
Security and privacy: Is one without the other possible?
IoT & Automation Industrial (Industry)
OEMs have a duty to protect privacy as much as security. If security protection is about keeping people out of an embedded device, privacy protection safeguards the data inside the device.

Read more...
ST’s graphical no-code design software
Design Automation
MEMS-Studio is a complete desktop software solution designed to develop embedded AI features, evaluate embedded libraries, analyse data, and design no-code algorithms for the entire portfolio of ST’s MEMS sensors.

Read more...
How intrusion protection helps secure O&G operations
Surveillance Perimeter Security, Alarms & Intruder Detection Industrial (Industry)
For O&G operators in Africa, physical security remains one of the biggest considerations, particularly when it comes to perimeter protection and the ability to mitigate intruder-related incidents.

Read more...
PolarFire SoC FPGAs achieve AEC-Q100 qualification
ASIC Design Services DSP, Micros & Memory
Microchip Technology’s PolarFire SoC FPGAs have earned the Automotive Electronics Council AEC-Q100 qualification.

Read more...
LibGSM – A powerful, modular GSM library
eiTech Systems Design Automation
Whether you are building SMS, MQTT, HTTP or other GSM-based applications, eiTech’s LibGSM library helps streamline development with its carefully structured design.

Read more...
NECTO Studio V7.2 IDE with code assistant
Design Automation
MIKROE recently announced that NECTO Studio 7.2 IDE now includes NECTO Code Assistant, an AI tool that enables users to create code for multi-Click projects.

Read more...
MPLAB unified compiler licenses
Design Automation
Offering an efficient way to manage multiple licenses, Microchip Technology has launched MPLAB XC unified compiler licenses for its MPLAB XC8, XC16, XC-DSC and XC32 C compilers.

Read more...
MPLAB PICkit Basic
ASIC Design Services Design Automation
To make its robust programming and debugging capabilities accessible to a wider range of engineers, Microchip Technology has launched the MPLAB PICkit Basic in-circuit debugger.

Read more...
Case Study: Siemens Valor automation solution
ASIC Design Services Editor's Choice Manufacturing / Production Technology, Hardware & Services
Electronics manufacturer BMK used Siemens Valor to enhance accuracy and speed up bill-of-materials quotations.

Read more...