Design Automation


Novel router sets standard for power and ease of use

6 October 2004 Design Automation Maintenance, Test & Measurement, Calibration

The PADS Router is an advanced, interactive trace editor that is available to printed circuit board (PCB) designers as part of the PADS product flow of electronic engineering software design tools. The PADS Router is the first interactive module that uses 'Latium technology' to deliver extremely efficient trace modification capabilities.

Interactive routing

Today, most routing solutions can be one of two methodologies - manual or automatic routing. Manual routing means each trace is placed by 'tracing' the exact pathway defined by the mouse cursor; every corner is defined usually by clicking the mouse and the system flags design rule clearance violations via a graphic indication. Autorouting is just the opposite, where design rules are defined and the design is submitted to the system which proceeds to route without interaction; results are then reviewed post route.

Interactive routing is a technique that gives the designer the control of manual routing, but with the speed of autorouting. The PADS Router is an interactive routing environment that uses a 'push-'n-shove' methodology to allow seamless initial trace placement and post trace modifications. Traces and vias placed on a PCB design dynamically (in realtime) shift their locations as new traces and vias are introduced into an area. This allows the designer to review an area before deciding to commit to a particular pattern. The PADS Router recognises and uses the PADS Layout constraint hierarchical structure to ensure the proper constraint definitions are maintained during trace placement.

Users can easily change layers while the router maintains the proper spacing on all items, on all layers, in realtime. Via definition can also be incorporated as a part of the required constraints so only particular vias are inserted as the trace bridges multiple layers.

The PADS router also manages high speed constraints associated with minimum and maximum length, and matched lengths. Constraints can be specified in both the schematic capture and layout programs, and the router responds with the same realtime feedback behaviour. Signals requiring special coupling can have constraints set and maintained automatically while the trace is placed in the design. Adjacent traces maintain the proper clearance while the coupled traces are placed, resulting in minimal resistance throughout the entire trace addition process.

Trace addition

Users can begin trace additions by selecting the 'Interactive Route' icon. This places the software in a verb/object mode that allows an action to be applied to any object selected. This provides the users with a single selection route mode so traces can be placed very quickly, one after another.

Once in this mode users select either a device pad or an unrouted connection. By selecting the device pad, a trace is generated immediately with the proper width extending from the selected device pad (Figure 1). As the cursor is dragged through the design, the PADS Router dynamically clears obstacles directly in the path of the trace being placed.

Figure 1
Figure 1

If users elect to select an unrouted connection, the PADS Router may start on either side of the pin-pair depending on how close the cursor is to either pad. The PADS Router attempts to auto-connect the trace being placed to the pad nearest to the cursor when selected (Figure 2).

Figure 2
Figure 2

Pin pair orders can be modified 'on the fly' while placing traces, giving users maximum routing flexibility. On nets that require specific routing requirements, there are routing controls that provide restrictions on interconnecting pads so a specific order is maintained. There are even special modes, such as Mid-Driven, Serial Source and Parallel Source, that can be enabled to produce special routing patterns depending on the net geometry requirements. (Figure 3).

Figure 3
Figure 3

As traces are placed in the design, regardless of the defined net constraints, the PADS Router has multiple choices as to how it handles those obstacles, including:

* Routing over obstacles with trace segments automatically removed.

* Have violating obstacle locations adjusted to compensate for the additional traces.

* Have DRC set to inform at any time should one place traces too close to other items whose constraints have not been maintained.

Having multiple choices in trace placement adds to the flexibility that makes the PADS Router engine unsurpassed in efficiency (Figure 4).

Figure 4
Figure 4

Trace modifications

The PADS Router not only allows initial trace placement but it also allows trace modification. Trace data can be completely rerouted while still using the PADS Router's power to push-'n-shove placed obstacles completely out of the way. Users simply select the trace segment they wish to begin the modification at, place the new desired trace segments and then reconnect back into the existing trace to complete the modifications. It is simple and fast, and all the while the PADS Router reviews the trace constraints ensuring all modifications still conform (Figure 5).

Figure 5
Figure 5

The PADS Router can shove not only individual trace/via obstacles but multiples as well. If a trace needs to be adjusted in an area where an entire bus exists, the user simply selects the trace and stretches it to the desired location. Any adjacent traces automatically adjust to accommodate the new location. If 45° corners were used in the trace being moved, all the associated 45° traces are maintained after the adjustment as well. If vias need adjusting, users simply select the desired via and drag it to a new location with traces automatically adjusting to the new location.

Conclusion

PCB design layouts, whether simple or dense, can benefit from the PADS Router's power, and intuitive methodology. As design constraints become more prevalent in everyday designs, PCB designers can no longer keep track of every net, class or length-based rule during trace placement. The PADS Router removes these obstacles allowing the circuit board designer to focus on resolving other more complex issues with greater ease.

From this we see that the interactive route approach significantly reduces design time, increases yields, all while ensuring proper constraint adherence, which can greatly reduce the frustrations associated with meeting today's aggressive design schedules.

For more information contact Roelof Pelser, ASIC Design Services, +27 (0)11 315 8316, [email protected]



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

Advanced PMIC for high-performance AI applications
ASIC Design Services Power Electronics / Power Management
Microchip Technology has announced the MCP16701, a Power Management Integrated Circuit (PMIC) designed to meet the needs of high-performance MPU and FPGA designers.

Read more...
Take analogue designs from idea to reality
Design Automation
Bringing your analogue design ideas to life is simple with Microchip’s Analog Development Tool Ecosystem, part of its extensive range of solutions for both analogue and digital engineers.

Read more...
Accurate power estimation
Design Automation
AMD Power Design Manager 2025.1 is now available – with support for AMD Versal AI Edge and Prime Series Gen 2 SoCs and production support for AMD Spartan UltraScale+ devices.

Read more...
AMD Vivado Design Suite 2025.1
Design Automation
AMD Vivado Design Suite 2025.1 is here, and now with support for AMD Spartan UltraScale+ and next-generation Versal devices.

Read more...
Siemens streamlines design of integrated 3D ICs
Design Automation
Siemens Digital Industries Software recently introduced two new solutions to its EDA portfolio.

Read more...
Webinar: Designing in a connected environment
Design Automation
With Altium Designer and its data management platform, the team will always be up to date with the latest design documents and be able to comment on schematic, PCB, BOM and assembly drawings.

Read more...
ST’s graphical no-code design software
Design Automation
MEMS-Studio is a complete desktop software solution designed to develop embedded AI features, evaluate embedded libraries, analyse data, and design no-code algorithms for the entire portfolio of ST’s MEMS sensors.

Read more...
PolarFire SoC FPGAs achieve AEC-Q100 qualification
ASIC Design Services DSP, Micros & Memory
Microchip Technology’s PolarFire SoC FPGAs have earned the Automotive Electronics Council AEC-Q100 qualification.

Read more...
LibGSM – A powerful, modular GSM library
eiTech Systems Design Automation
Whether you are building SMS, MQTT, HTTP or other GSM-based applications, eiTech’s LibGSM library helps streamline development with its carefully structured design.

Read more...
NECTO Studio V7.2 IDE with code assistant
Design Automation
MIKROE recently announced that NECTO Studio 7.2 IDE now includes NECTO Code Assistant, an AI tool that enables users to create code for multi-Click projects.

Read more...









While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.




© Technews Publishing (Pty) Ltd | All Rights Reserved