Programmable Logic


ARINC 429 IP core simplifies integration for avionics designers

3 November 2004 Programmable Logic

Actel has released to market a new intellectual property (IP) core designed to reduce development time and improve the performance of aircraft communications systems. The new Actel Core429 is a bus interface core that implements the ARINC (Aeronautical Radio, Inc) 429 communications standard and is optimised for use with the company's nonvolatile FPGAs, including its ProASIC Plus and Axcelerator devices.

A highly flexible solution that eases system design, Core429 offers several unique features including full channel configurability as well as programmable FIFO depth and interrupt capability. Additionally, Actel claims that when combined with its nonvolatile FPGAs, Core429 is the world's only firm-error immune, programmable ARINC 429 solution.

"Core429 enables a fully compliant ARINC receiver and transmitter in an industrial-temperature, reprogrammable, nonvolatile FPGA for less than $20, providing significant cost savings in addition to enabling system-level integration," said Yankin Tanurhan, senior director of applications and IP solutions at Actel. "For legacy applications, our Core429 has the option to be code compatible with existing ARINC 429 ASSPs and can interface to standard ARINC line drivers and receivers, making it suitable for new or replacement applications."

Unlike existing processor-based ARINC 429 devices that have a fixed number of transmit and receive channels, Actel says the Core429 enables a configurable number of channels (from one to 16 transmit and receive), that can all use on-chip memory, which can lead to significant cost reduction. Customers gain further flexibility with an integrated FIFO that is programmable up to a depth of 512 ARINC 429 words. Its programmable depth and interrupt capability improves system performance by reducing the host processor workload. Also, because of its state-machine design that is optimised for ARINC 429 applications, Core429 uses less power and is much easier to program compared to processor-based products, it adds.

When used with an Actel flash-based or antifuse-based FPGA, Core429 is a firm-error immune ARINC 429 solution, significantly improving system reliability. Firm errors are neutron-induced configuration upsets that result in logic errors and can cause the functional failure of an FPGA device, a concern especially in high-altitude environments.

Actel offers a development kit - Core429-DEV-KIT - which includes a reprogrammable Actel ProASIC Plus FPGA as well as a daughter card with standard line drivers and receivers to interface with the 429 bus. It is pre-fitted with connections for Ethernet, RS232, USB and IrDA communications.

For more information contact Tony Dal Maso, ASIC Design Services, +27 (0)11 315 8316, [email protected]



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

Siemens acquires Canopus AI
ASIC Design Services News
The acquisition extends Siemens’ comprehensive EDA software portfolio with computational metrology and inspection to help chipmakers solve critical technical challenges in semiconductor manufacturing.

Read more...
Aligning clocks over large distances
ASIC Design Services Test & Measurement
SkyWire technology from Microchip makes it easier to align and compare clocks within nanoseconds across geographic locations.

Read more...
High-accuracy time transfer solution
ASIC Design Services Telecoms, Datacoms, Wireless, IoT
Microchip Technology recently announced the release of the TimeProvider 4500 v3 grandmaster clock (TP4500) designed to deliver sub-nanosecond accuracy for time distribution across 800 km long-haul optical transmission.

Read more...
New RT PolarFire device qualifications
ASIC Design Services DSP, Micros & Memory
Microchip expands space-qualified FPGA portfolio with new RT PolarFire device qualifications and SoC availability.

Read more...
Siemens’ software selected for verification and validation
ASIC Design Services Design Automation
Siemens Digital Industries Software recently announced that Veloce Strato CS and Veloce proFPGA CS have been deployed at Arm, a longtime user of Veloce, as part of its design flow for Arm Neoverse Compute Subsystems.

Read more...
XJTAG launches two new Flash programmers
ASIC Design Services DSP, Micros & Memory
XJTAG has announced XJExpress and XJExpress-FPGA, a pair of Flash programmers perfect for development, debug and in-service applications.

Read more...
Siemens unveils groundbreaking Tessent AnalogTest software
ASIC Design Services Design Automation
Siemens Digital Industries Software recently introduced Tessent AnalogTest software - an innovative solution that reduces pattern generation time for analogue circuit tests from months to days.

Read more...
Advanced PMIC for high-performance AI applications
ASIC Design Services Power Electronics / Power Management
Microchip Technology has announced the MCP16701, a Power Management Integrated Circuit (PMIC) designed to meet the needs of high-performance MPU and FPGA designers.

Read more...
PolarFire SoC FPGAs achieve AEC-Q100 qualification
ASIC Design Services DSP, Micros & Memory
Microchip Technology’s PolarFire SoC FPGAs have earned the Automotive Electronics Council AEC-Q100 qualification.

Read more...
MPLAB PICkit Basic
ASIC Design Services Design Automation
To make its robust programming and debugging capabilities accessible to a wider range of engineers, Microchip Technology has launched the MPLAB PICkit Basic in-circuit debugger.

Read more...









While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.




© Technews Publishing (Pty) Ltd | All Rights Reserved