Design Automation


PCB designers need fabrication analysis

5 October 2005 Design Automation

Introduction

Printed circuit boards (PCBs) are getting more complex, dense and difficult to manufacture as more functionality and features are included into every piece of electronic equipment. This is necessary to differentiate, gain and maintain a competitive edge. For years, PCB designers had little concern over the fabrication analysis aspect of bare PCBs; that was left to bare board suppliers. In addition, most of the EDA tools for PCBs lacked the sophisticated rule and checking routines necessary to perform a thorough fabrication analysis of bare boards.

The need for analysis

What does this have to do with designers of PCBs and fabrication analysis? All along, PCB engineers needed to finish each project faster, free of errors, easy to manufacture, test and repair. For this task designers employed sophisticated EDA tools to design PCBs and verify correctness based on electrical design rules specified by engineering. But these checks did little to verify for manufacturability, and traditional EDA design software had limited checks for fabrication defects.

Once the PCB design was finished, the engineer and/or designer would create Gerber files and send them 'over the wall' to the fabricator. In many cases, PCB designers know the manufacturing steps required to build a bare PCB board, but they are generally unaware of advances in manufacturing, new materials or technologies that affect how their designs are built. This necessitates investment in educating PCB designers in the area of bare board manufacturing and 'best design practices.' More importantly, PCB designers must be empowered to perform manufacturing checks themselves.

After completing a design, the designer usually outputs Gerber files and sends them to the fabricator. The fabrication facility performs an analysis to ensure there are no errors and the design meets their fabrication processes, including:

* Acid traps - corners where etchant could potentially be trapped, compromising electrical connectivity.

Figures 1 and 2. Acid traps (left) and solder/paste mask slivers (right)
Figures 1 and 2. Acid traps (left) and solder/paste mask slivers (right)

* Solder/paste mask slivers - small pieces of the solder mask or solder paste material that 'break' off.

* Starved thermals - undersized copper traces insufficient to carry voltage/current from power/ground plane to device.

Figure 3. Starved thermals
Figure 3. Starved thermals

* Min trace width/pad size - sufficient to ensure highest yield, voltage/current carrying capability.

Figure 4. Minimum trace width/pad size
Figure 4. Minimum trace width/pad size

* Silkscreen over pads - ink could flow into via hole compromising electrical integrity.

Figure 5. Silkscreen over pads
Figure 5. Silkscreen over pads

* Annular ring checks - check for sufficient clearance to power/ground planes.

Figure 6. Annular ring checks
Figure 6. Annular ring checks

* Solder bridges - potential for short.

Figure 7. Solder bridges
Figure 7. Solder bridges

If the fabricator finds any manufacturing errors, they are fixed. But did they notify the designer that there were errors? If so, the process of correcting the original design is typically manual and error prone. If not, any future iterations of that design would contain the same errors, requiring the same fix at the fabricators over again. The better PCB fabricators will notify the designer about errors, but the fabrication software tools that they use most likely are not compatible with the EDA board design software. This results in manual, error-prone methods of passing information (paper, e-mail, etc) to correctly fix these problem areas. Introduction of such human interpretation is the greatest cause of errors in designs. Further, fixing errors may introduce new fabrication errors and we are back at square one again.

Figure 8. An advanced EDA tool provides a comprehensive fabrication checking capability
Figure 8. An advanced EDA tool provides a comprehensive fabrication checking capability

Conclusion

The ability to check for fabrication problems within the EDA PCB design software environment solves a number of problems and yields many benefits. First, and most importantly, it removes the dependency on the fabricator to catch errors late in the design cycle. Future redesigns will not perpetuate the same fabrication problems. In addition, moving the fabrication of bare boards from the prototype facility to mass production (in many cases, a different supplier) eliminates the dependency on a different fabricator to find the same errors, since they were not involved earlier in the design phase. This will best ensure prevention of manufacturing stops due to errors encountered, with the added benefit of waiving NRA charges when designers perform these checks within their working environment ahead of time.

The better EDA vendors of PCB design software understand the importance of advanced prefabrication analysis and provide this important capability to board designers.

About the author: Yan Killy has over 20 years of experience in PWB design for switching power supplies and analog and digital equipment. He possesses extensive knowledge of mechanical fastening for electronic assemblies, bare board fabrication and testing, in addition to comprehensive knowledge of UL, CSA and TUV/VDE safety requirements.



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

Advanced PMIC for high-performance AI applications
ASIC Design Services Power Electronics / Power Management
Microchip Technology has announced the MCP16701, a Power Management Integrated Circuit (PMIC) designed to meet the needs of high-performance MPU and FPGA designers.

Read more...
Take analogue designs from idea to reality
Design Automation
Bringing your analogue design ideas to life is simple with Microchip’s Analog Development Tool Ecosystem, part of its extensive range of solutions for both analogue and digital engineers.

Read more...
Accurate power estimation
Design Automation
AMD Power Design Manager 2025.1 is now available – with support for AMD Versal AI Edge and Prime Series Gen 2 SoCs and production support for AMD Spartan UltraScale+ devices.

Read more...
AMD Vivado Design Suite 2025.1
Design Automation
AMD Vivado Design Suite 2025.1 is here, and now with support for AMD Spartan UltraScale+ and next-generation Versal devices.

Read more...
Siemens streamlines design of integrated 3D ICs
Design Automation
Siemens Digital Industries Software recently introduced two new solutions to its EDA portfolio.

Read more...
Webinar: Designing in a connected environment
Design Automation
With Altium Designer and its data management platform, the team will always be up to date with the latest design documents and be able to comment on schematic, PCB, BOM and assembly drawings.

Read more...
ST’s graphical no-code design software
Design Automation
MEMS-Studio is a complete desktop software solution designed to develop embedded AI features, evaluate embedded libraries, analyse data, and design no-code algorithms for the entire portfolio of ST’s MEMS sensors.

Read more...
PolarFire SoC FPGAs achieve AEC-Q100 qualification
ASIC Design Services DSP, Micros & Memory
Microchip Technology’s PolarFire SoC FPGAs have earned the Automotive Electronics Council AEC-Q100 qualification.

Read more...
LibGSM – A powerful, modular GSM library
eiTech Systems Design Automation
Whether you are building SMS, MQTT, HTTP or other GSM-based applications, eiTech’s LibGSM library helps streamline development with its carefully structured design.

Read more...
NECTO Studio V7.2 IDE with code assistant
Design Automation
MIKROE recently announced that NECTO Studio 7.2 IDE now includes NECTO Code Assistant, an AI tool that enables users to create code for multi-Click projects.

Read more...









While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.




© Technews Publishing (Pty) Ltd | All Rights Reserved