Actel is offering an intellectual property (IP) core generator that produces optimised fast Fourier transform (FFT) cores for use with Actel's flash- and antifuse-based FPGA families. CoreFFT is designed for high-reliability applications requiring resistance to high temperature, firm-error immunity and radiation tolerance. It produces FPGA-optimised modules that perform FFTs to convert a signal from the time domain to the frequency domain in order to show the spectral content of the signal.
The CoreFFT RTL generator produces modules that can compute 256-, 512- or 1024-point complex forward or inverse decimation-in-time (DIT) FFTs. The core's DIT Radix-2 implementation has been optimised for Actel devices. The module's input and output data is represented as 32-bit words comprised of 16-bit real and imaginary parts. A dual-input buffer and a single-output buffer support the input of new data samples with FFT computation, as well as the resulting output simultaneously. In addition, CoreFFT contains all the necessary memory buffers, butterfly and control logic, as well as phase factors for the target applications.
CoreFFT has been optimised for Actel's Axcelerator, RTAX-S, ProASIC Plus and ProASIC3 FPGAs. A free evaluation version is available for download at www.actel.com/products/ip.
Actel offers its own system-level IP solutions, called DirectCores, specifically designed and optimised for use with Actel devices. It also offers third-party IP blocks, called CompanionCores, which have been tested and verified in Actel FPGAs. The cores cover applications ranging from embedded systems to consumer and communications.
Advanced PMIC for high-performance AI applications ASIC Design Services
Power Electronics / Power Management
Microchip Technology has announced the MCP16701, a Power Management Integrated Circuit (PMIC) designed to meet the needs of high-performance MPU and FPGA designers.
Read more...MPLAB PICkit Basic ASIC Design Services
Design Automation
To make its robust programming and debugging capabilities accessible to a wider range of engineers, Microchip Technology has launched the MPLAB PICkit Basic in-circuit debugger.
Read more...Case Study: Siemens Valor automation solution ASIC Design Services
Editor's Choice Manufacturing / Production Technology, Hardware & Services
Electronics manufacturer BMK used Siemens Valor to enhance accuracy and speed up bill-of-materials quotations.
Read more...Accelerating RF PCB design in a 5G world ASIC Design Services
Editor's Choice Design Automation
Billions of IoT devices coming online in the coming years will require RF design capabilities that support ultra-fast 5G speeds.
Read more...XJLink-PF40 JTAG controller ASIC Design Services
Test & Measurement
XJTAG, a specialist in electronic testing, has released its new XJLink-PF40 JTAG controller together with version 4 of its popular PCB software testing suite.
Read more...Microchip SoC FPGA ASIC Design Services
DSP, Micros & Memory
Microchip Technology introduced the RT PolarFire SoC FPGA, the first real-time Linux capable, RISC-V-based microprocessor subsystem on a proven RT PolarFire FPGA platform.
Read more...Development kit for MIL-STD-1553 dual transceiver ASIC Design Services
Telecoms, Datacoms, Wireless, IoT
Holt Integrated Circuits has announced the introduction of ADK-1592, a development kit designed to help customers interface Holt’s recently announced HI-1592 radiation hardened transceiver.
Read more...Development kit for programmable 16-channel low-side driver ASIC Design Services
DSP, Micros & Memory
Holt Integrated Circuits has announced the introduction of ADK-84216, a development kit designed to demonstrate the features of Holt’s recently announced programmable 16-channel low-side driver, HI-84216.
Read more...Microchip’s RTG4 FPGAs achieve highest space qualification ASIC Design Services
DSP, Micros & Memory
QML Class V is the highest level of qualification for space components, and a necessary step to satisfy mission-assurance requirements on the most critical space missions such as human-rated, deep space, and national security programmes.
While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.
printer friendly version