Programmable Logic


Lowest power FPGa delivers superior power management for portable electronics

18 October 2006 Programmable Logic

Actel’s new IGLOO family of reprogrammable, full-featured Flash FPGAs is designed to meet the demanding power and area requirements of today’s portable electronics. Based on the company’s nonvolatile Flash technology and single-chip ProASIC3 FPGA architecture, the 1,2/1,5 V operating voltage family now offers the industry’s lowest power consumption.

Actel's proprietary Flash*Freeze technology used in IGLOO devices enables easy entry and exit from the ultra-low power mode, which consumes as little as 5 μW, while retaining SRAM and register data. Flash*Freeze technology simplifies power management through I/O and clock management without a need to turn off voltages, I/Os, or clocks at the system level. The IGLOO family also supports secure in-system reprogrammability, which allows quick and easy upgrades or design updates in the final stages of manufacturing or in the field.

The IGLOO family supports up to 3 million system gates with up to 504 Kbits of true dual-port SRAM, up to six embedded PLLs, and up to 616 user I/Os. The devices are offered in a small form factor (8 x 8 mm), high-density (196-pin), chip scale package and a quad flat package (132-pin).

Extending battery life

The IGLOO family is designed to maximise usable power in many different ways. In Flash*Freeze mode, power drops to as low as 5 μW and no additional components are required to turn off I/Os or clocks while preserving the design information, SRAM content, and registers. Entering and exiting Flash*Freeze mode takes less than 1 μs.

Flash*Freeze technology enables ultralow power consumption (from 5 μW) while maintaining FPGA content
Flash*Freeze technology enables ultralow power consumption (from 5 μW) while maintaining FPGA content

Additionally, the Low Power Active capability (static idle) allows for ultra-low power consumption (from 25 μW) while the IGLOO device is completely functional in the system by maintaining I/Os, SRAM, registers, and logic functions. This allows the IGLOO device to control the system power management based on external inputs (eg, scanning for keyboard stimulus) while consuming minimal power.

IGLOO low power FPGAs with high I/O counts, low power, and a rich feature set, are ideal for next-generation handheld systems such as smartphones and portable media players
IGLOO low power FPGAs with high I/O counts, low power, and a rich feature set, are ideal for next-generation handheld systems such as smartphones and portable media players

In sleep mode, larger IGLOO FPGAs experience maximum power savings when the FPGA core voltage is powered down. The unique Level-0 live at power-up (LAPU) capability of Actel Flash devices allows for rapid system wake-up from sleep mode.

Actel IGLOO FPGAs are the only 1,2 V low power programmable logic devices (PLDs) and consume 30% less static power and over 50% less dynamic power than traditional 1,8 V 'low power' PLD alternatives. IGLOO 1,2 V operation often eliminates an additional DC-DC power converter for the 1,8 V power rail, saving power, area, and cost. Flash-based IGLOO devices also do not suffer from high inrush current at start-up or battery-sapping configuration current each time the system is powered up. Having a true ASIC-like power profile enables the IGLOO FPGAs to dramatically extend battery life relative to SRAM and Hybrid PLD alternatives.

Features/benefits

Flash-based Actel IGLOO FPGAs are full-featured and include clock conditioning analog PLLs for clock generation, on-chip SRAM, and nonvolatile user memory storage, all of which help eliminate parts and reduce total system power consumption and cost. They are ideal for next-generation handheld systems such as smartphones and portable media players. Additionally, available targeted reference designs speed product development for many portable applications.

Being true single-chip devices, the Actel IGLOO FPGAs do not require configuration or other support components, and offer a variety of small footprint packages with high I/O pin count to match design needs. Like a digital ASIC, nonvolatile Flash-based IGLOO devices have the advantage of being a secure, low power, single-chip solution that is Level 0 LAPU. Unlike ASIC devices, the IGLOO devices are reprogrammable and offer time to market benefits. This allows users to quickly and easily upgrade and update the design in the final stages of manufacturing or in the field without non-recurring engineering (NRE) charges and at an ASIC-level unit cost.

Mass storage solution for portable devices

Handheld devices, such as smartphones, cameras, and MP3 players, are generally associated with a high-end embedded processor like the Marvell (formerly Intel) PXA or numerous ARM processors. These embedded processors need to work with one or more of the popular storage interfaces such as IDE, CE-ATA, SDIO, or CF. There is a pressing need to efficiently manage the interface for the storage devices by offloading the task from the processor to an FPGA. With IGLOO's ultra-low power capabilities, ease of use, and reprogrammability, it becomes an ideal choice. These devices can manage interfaces between the VLIO or AMBA bus and the different types of storage devices.

Power analysis tools

Actel provides comprehensive power analysis tools for IGLOO devices. These range from the Power Calculator (pre-netlist) tool for device comparison to post layout, in-depth analysis, and reporting tools.

The enhanced spreadsheet-based Power Calculator helps in analysing design implementation options for rapid 'what if' power analysis and design partitioning. Enhanced power reporting for low power Flash*Freeze mode, and all other operating modes, enables the designer to calculate and predict total system power consumption, summing up power consumed in each mode.

Actel's Libero integrated design environment (IDE) SmartPower tool provides netlist-based analysis capabilities. Power reports are broken down by net, gate, I/O, memory, clock, core static, instance, and power rail. A design-level power summary includes average switching activity, ambient temperature, and junction temperature readings. Actel power tools provide an accurate prediction that gives straightforward analysis of design options to help meet your system power budget.

Application support

Actel provides extensive application support for the IGLOO family of devices, including board-level schematics, IP cores, and development platforms for low power applications. Reference designs and documentation are available for cost-sensitive portable electronics, such as handheld and mobile storage, GPS, PDA, and smartphones as well as portable medical and industrial applications.



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

PolarFire SoC FPGAs achieve AEC-Q100 qualification
ASIC Design Services DSP, Micros & Memory
Microchip Technology’s PolarFire SoC FPGAs have earned the Automotive Electronics Council AEC-Q100 qualification.

Read more...
MPLAB PICkit Basic
ASIC Design Services Design Automation
To make its robust programming and debugging capabilities accessible to a wider range of engineers, Microchip Technology has launched the MPLAB PICkit Basic in-circuit debugger.

Read more...
Case Study: Siemens Valor automation solution
ASIC Design Services Editor's Choice Manufacturing / Production Technology, Hardware & Services
Electronics manufacturer BMK used Siemens Valor to enhance accuracy and speed up bill-of-materials quotations.

Read more...
Accelerating RF PCB design in a 5G world
ASIC Design Services Editor's Choice Design Automation
Billions of IoT devices coming online in the coming years will require RF design capabilities that support ultra-fast 5G speeds.

Read more...
XJLink-PF40 JTAG controller
ASIC Design Services Test & Measurement
XJTAG, a specialist in electronic testing, has released its new XJLink-PF40 JTAG controller together with version 4 of its popular PCB software testing suite.

Read more...
Microchip SoC FPGA
ASIC Design Services DSP, Micros & Memory
Microchip Technology introduced the RT PolarFire SoC FPGA, the first real-time Linux capable, RISC-V-based microprocessor subsystem on a proven RT PolarFire FPGA platform.

Read more...
Development kit for MIL-STD-1553 dual transceiver
ASIC Design Services Telecoms, Datacoms, Wireless, IoT
Holt Integrated Circuits has announced the introduction of ADK-1592, a development kit designed to help customers interface Holt’s recently announced HI-1592 radiation hardened transceiver.

Read more...
Development kit for programmable 16-channel low-side driver
ASIC Design Services DSP, Micros & Memory
Holt Integrated Circuits has announced the introduction of ADK-84216, a development kit designed to demonstrate the features of Holt’s recently announced programmable 16-channel low-side driver, HI-84216.

Read more...
Microchip’s RTG4 FPGAs achieve highest space qualification
ASIC Design Services DSP, Micros & Memory
QML Class V is the highest level of qualification for space components, and a necessary step to satisfy mission-assurance requirements on the most critical space missions such as human-rated, deep space, and national security programmes.

Read more...
Seven habits of highly efficient PCB designers
ASIC Design Services Editor's Choice Manufacturing / Production Technology, Hardware & Services
Design habits that expedite design completion, improve design quality, and enhance productivity are instrumental to highly efficient PCB design. This article lists what designers can do to succeed.

Read more...









While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.




© Technews Publishing (Pty) Ltd | All Rights Reserved