Design Automation


Tool with SPICE co-simulation performs crosstalk analysis of PCB connectors and packages

14 March 2001 Design Automation

Innoveda has demonstrated its XTK with SPICE co-simulation which enables analysis of crosstalk between connectors and packages on printed circuit boards. Innoveda has also rolled out the latest version of its ePlanner tool that enables designers to now analyse PCB schematics from Cadence Design Systems' Concept-HDL tool. The enhanced XTK and ePlanner tools were exhibited at DesignCon2001.

Customers using XTK with SPICE co-simulation now can extend the crosstalk analysis available at the board level to include crosstalk inside dense IC packages and connectors. This enables a more accurate analysis and the ability for customers to catch design problems earlier in the design cycle, rather than downstream where they are more costly to fix, according to the company.

XTK supports the Berkeley Standard SPICE model. "XTK now goes heads above the competition because it uniquely combines the high speed of its transmission line algorithm with the benefits of SPICE co-simulation," said Rick Almeida, Vice President of Marketing for Innoveda's Product Realisation group. "Since XTK is not SPICE-based, it is very efficient and very fast. Customers can actually use a SPICE-based model for drivers, connectors or packages, enabling XTK to perform die-to-die simulation."

XTK is a signal integrity analysis and crosstalk tool kit that provides a powerful suite of tools designed to help solve signal integrity problems on single PCBs, multiboard systems and MCMs. It is used both for pre and post-layout analysis. As part of Innoveda's ePlanner tool suite, XTK helps establish and drive rules forward into layout-based on electrical constraints. As a post-route sign-off tool, XTK imports data from all popular layout systems and exhaustively simulates all signals, verifying that electrical constraints have been met.

It consists of two components: a 2.5D Field Solver that computes the inductive and capacitive coupling matrices needed for crosstalk and transmission line simulation based on PCB geometry and materials, and conductor paths; and a network simulator that uses a proprietary algorithm - 10 to 100 times faster than SPICE-based algorithms - to simulate the results of coupled transmission line effects on digital signals.

ePlanner extends choices

The latest version of ePlanner, its pre-placement or pre-layout PCB analysis tool, enables designers to analyse PCB schematics from three different source tools: Innoveda's ViewDraw, Mentor Graphics' Design Architect and Cadence's Concept-HDL tools. This new functionality enables designers to select the planning environment of their choice. Unlike Cadence's SPECCTRAQuest and Mentor's Interconnect Synthesis (ICX) that are focused on their own PCB design systems, Innoveda says the ePlanner uses an open architecture supporting schematic data from many popular schematic capture tools.

ePlanner enables designers to do signal integrity and crosstalk analysis of a PCB design before layout, routing or fabrication. It uses XTK as the analysis engine. Designers can use XTK early in the design cycle, when it is easier, faster and less expensive to fix design problems.

For further information contact Kobus van Rooyen, ASIC Design Services, (011) 315 8316, [email protected]



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

Advanced STM32 debugging in VS Code
Design Automation
Once an STM32 project is running in VS Code, the IAR C-SPY Debug extension adds a professional-grade analysis layer that scales with project complexity.

Read more...
Accelerate development of AI-enabled embedded systems
Design Automation
ADI’s CodeFusion Studio (CFS) is a modern embedded software development platform aimed at accelerating the creation of AI-enabled embedded systems.

Read more...
Introducing STM32CubeMX2
Altron Arrow Design Automation
STMicroelectronics has launched STM32CubeMX2, a new evolution of its popular configuration and code generation tool for STM32 microcontrollers.

Read more...
Miniature xtal for critical timing
ASIC Design Services Telecoms, Datacoms, Wireless, IoT
Microchip’s EX-423 Evacuated Miniature Crystal Oscillator is a compact, low-power timing solution designed for applications that demand high stability, accuracy, and long-term reliability.

Read more...
AI assistant for STM32 developers
Design Automation
The STMicroelectronics STM32 Sidekick is an AI-driven assistant fully integrated into the STM32 ecosystem designed to streamline embedded development using STM32 microcontrollers.

Read more...
Connected without limits: An engineering perspective on Altron Arrow’s wireless ecosystem
Altron Arrow Editor's Choice Design Automation
Wireless connectivity is no longer a supporting technology, but rather, a core design consideration that underpins modern electronic systems across industries.

Read more...
Next-gen robotic systems initiative
EBV Electrolink Design Automation
EBV Elektronik recently introduced MOVE – Driving Robotics Forward, a new initiative designed by EBV Elektronik‘s Embedded Solutions team to support the development of next-generation robotic systems.

Read more...
Reliable isolation for modern networks
ASIC Design Services Computer/Embedded Technology
The Pro-Tek5 PTI Series delivers reinforced 5 kV Ethernet isolation for applications that demand robust protection, reliable signal integrity, and full IEEE802.3 performance.

Read more...
Reference design for NB-IoT plus GNSS
Altron Arrow Design Automation
ST Microelectronics’ STDES-ST87M01IGN is a reference design for the ST87M01 NB-IoT + GNSS module, implemented on a 2-layer FR4 PCB (90 x 60 x 1,6 mm).

Read more...
ARINC 429 line driver evaluation board
ASIC Design Services DSP, Micros & Memory
Holt Integrated Circuits have announced the release of the ADK-85104 Evaluation Board, a compact, ready-to-use platform designed to help engineers rapidly evaluate and characterise Holt’s HI-85104.

Read more...









While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.




© Technews Publishing (Pty) Ltd | All Rights Reserved